DeFacTo Demonstrates to TESSOLVE the Effectiveness of its RTL Testability Sign-off Solution
DeFacTo Technologies S.A. today announced that its RTL testability sign-off solution called HiDFT-Scan, has been successfully evaluated by TESSOLVE in India.
“Implementing complete testability at RTL level, including SCAN enables us to detect key testability issues and improve coverage early in design phase. Our evaluation has proven that the HiDFT-Scan flow helps detecting major testability problems at RTL with a very good accuracy, close to 0.5% in comparison to a gate-level flow. HiDFT-Scan has robust set of Design Rule Checks and enables new RTL DFT verification capabilities. We expect to take advantage from this flow with our future customers to be much more proactive in our design flow”, said Chandra sekhar Gandu, DFT Manager, TESSOLVE.
“We are pleased that the RTL testability sign-off solution from DeFacTo has demonstrated to TESSOLVE a tangible added value in comparison to traditional DFT flows with a full independence from the synthesis process” said Chouki Aktouf, Founder & CEO of DeFacTo Technologies. “We look forward to extending our collaboration with TESSOLVE to help solving crucial DFT problems”.
About TESSOLVE
Tessolve is an independent engineering services company offering cutting edge solutions in DFT, Test Engineering, Test hardware development, Package Assembly and Failure Analysis. Based out of Bangalore, India, Tessolve has a team of 400+ people specialising in the above mentioned service offerings. With its state of the art facility, Tessolve is equipped with the most sophisticated test systems and dedicated engineering team to develop test solutions for RF, advanced mixed signal, memory and digital devices.
About DeFacTo Technologies
DeFacTo Technologies is a leading provider of Design-for-Test solutions at RTL. DeFacTo solutions enable designers to complete planning, analysis and implementation of integrated circuit test logic before synthesis by delivering a high quality suite of tools working at RTL. DeFacTo’s R&D is based in Grenoble (France) with a sales office is Palo Alto.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Avery Design Systems Performs RTL At-Speed DFT Testability Analysis
- DeFacTo Technologies Announces PLX Technology Adopts HiDFT-SIGNOFF Solution for RTL Testability
- Real Intent and Calypto Partner to Offer Best-in-Class Integrated Tool Flow for RTL Power Optimization and Sign-Off
- New Cadence Joules RTL Power Solution Delivers 20X Faster Time-Based Power Analysis within 15 Percent Accuracy to Signoff
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology