Data Demands Drive Co-Packaged Silicon and Optics for Switch Fabrics
By Nitin Dahad, EETimes
March 12, 2020
When we talk about having billions of connected devices, that also means massive growth in data, as well as data centers with increased performance and network bandwidth to process that data. Modern data center switches rely on pluggable optics installed in the switch faceplate that are connected to switch serializer/deserializer (SerDes) ports using an electrical trace.
But as data center switch bandwidth grows to meet demand, connecting the SerDes to pluggable optics electrically will become more complex and require more power. This is likely to present bandwidth scalability challenges in terms of density, cost, and power; challenges that require tighter integration of optics and networking silicon.
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Modelware Announces Availability of CSIX-NPSI SmartBridge™ for Interoperability of Network Processors and Switch Fabrics
- Rambus Delivers 112G XSR/USR PHY on TSMC 7nm Process for Chiplets and Co-Packaged Optics in Networking and Data Center
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Latest News
- Jim Keller: ‘Whatever Nvidia Does, We’ll Do The Opposite’
- FlexGen Streamlines NoC Design as AI Demands Grow
- IntoPIX Presents Its New Titanium Software Suite: Empowering AV-Over-IP Workflows With Speed, Quality & Interoperability
- Global Semiconductor Sales Increase 2.5% Month-to-Month in April
- Speedata Raises $44M to Launch First-Ever Chip Designed Specifically for Accelerating Big Data Analytics - Compute's Second Largest Workload