Data Demands Drive Co-Packaged Silicon and Optics for Switch Fabrics
By Nitin Dahad, EETimes
March 12, 2020
When we talk about having billions of connected devices, that also means massive growth in data, as well as data centers with increased performance and network bandwidth to process that data. Modern data center switches rely on pluggable optics installed in the switch faceplate that are connected to switch serializer/deserializer (SerDes) ports using an electrical trace.
But as data center switch bandwidth grows to meet demand, connecting the SerDes to pluggable optics electrically will become more complex and require more power. This is likely to present bandwidth scalability challenges in terms of density, cost, and power; challenges that require tighter integration of optics and networking silicon.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Modelware Announces Availability of CSIX-NPSI SmartBridge™ for Interoperability of Network Processors and Switch Fabrics
- Rambus Delivers 112G XSR/USR PHY on TSMC 7nm Process for Chiplets and Co-Packaged Optics in Networking and Data Center
- MIPI C-D Combo PHY and DSI Controller IP Cores, Silicon Proven, Immediate licensing at a Competitive Price for Your Next Project
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers