Xylon now shipping upgraded logiCAN CAN2.0B Bus Controller IP Core
logicBRICKS CAN bus controller IP core is now available through Xylon's cost-effective Low-Volume IP Program (LVIP) licensing program
Zagreb, Croatia, July 13, 2012 - Xylon d.o.o., a leading provider of advanced FPGA application solutions and IP cores, has upgraded the logiCAN CAN2.0B Compatible Network Controller with new features. The logiCAN IP core now has ARM® AXI4-Lite bus interface which allows easy implementation on the latest Xilinx FPGA families, including the 7 series Artix®-7, Kintex®-7 and Virtex®-7 devices. It can be also used in Xilinx Zynq-7000 EPP devices integrating two hardened CAN peripherals when specific application requires more CAN bus controllers.
The logiCAN core supports ISO11898-1 and CAN2.0B specified protocol functions. It provides all features expected from the standard CAN controller including: acceptance filtering (masking) with 4 programmable filters for the Standard and Extended CAN frames, fault confinement, bus arbitration handling, retransmissions, clock synchronizations, etc. Up to 31 TX and up to 63 RX buffers ensure full back to back frame reception with low CPU overhead, even at the highest baud rates. The logiCAN is re-verified against the Robert Bosch GmbH (Bosch) C reference model and re-tested on Xylon logiCRAFT-CC FPGA Companion Chip board based on the Xilinx Spartan®-6 FPGA: http://www.logicbricks.com/Products/logiCRAFT-CC.aspx.
Xylon offers the logiCAN IP core through the companyâs Low-Volume IP Program (LVIP) which has been primarily created for IP core users that are designing Xilinx FPGA based products for production volumes in the range of 1-10,000 system units. The IP cost/unit ratio in such low production volumes can be too high to justify investments into third-party IP cores, and Xylon LVIP program significantly lowers that ratio. logiCAN license fees start at â¬2,150 (about $2,700) and include a number of Bosch CAN node licenses for commercial use. CAN patents are held by Bosch, and CAN based products require a license from Bosch.
For a datasheet and general information about the logiCAN CAN2.0B Compatible Network Controller IP core please visit: http://www.logicbricks.com/Products/logiCAN.aspx.
About Xylon
Xylon is an electronic company focused on Field Programmable Gate Array (FPGA) design development. It was established in 1995 and is based in Zagreb, Croatia. Xylon offers a comprehensive IP cores library named logicBRICKS, and it is optimized for Xilinx FPGA architectures. Xylonâs expertise in the fields of embedded graphics, video, image processing and networking is confirmed by a large number of successful FPGA designs, which are produced by our partners and distributed worldwide. All of Xylonâs IP cores are exhaustively tested to ensure that they can be easily implemented and integrated in the customersâ designs.
Xylon is a Premier Member of the Xilinx Alliance Program. More information can be found at www.logicbricks.com, the official Xylon web site.
Related Semiconductor IP
- CAN Controller
- CAN Controller Core with 8/16 Message Objects
- CAN Controller Core with 32/32 Message Objects
- FIFO based CAN Controller
- CAN Controller DO-254 IP Core
Related News
- CAST Introduces Microsecond Channel Controller IP Core for Automotive Power and Sensor Interfaces
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- Digital Blocks DB9000 Display Controller IP Core Family Extends Leadership in 8K, Automotive, Medical, Aerospace, and Industrial SoC Designs
- TES offers CAN Flexible Data-Rate Controller IP Core for System-on-Chip (SoC) Designs
Latest News
- IObundle Promotes IOb-Cache: Premier Open-Source Cache System for AI/ML Memory Bottlenecks
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption
- MIPI Alliance Releases UniPro v3.0 and M-PHY v6.0, Accelerating JEDEC UFS Performance for Edge AI in Mobile, PC and Automotive
- Marvell to Showcase PCIe 8.0 SerDes Demonstration at DesignCon 2026
- Embedded FPGA reaches a new stage of industrial maturity – Menta at Embedded World 2026