Marvell to Showcase PCIe 8.0 SerDes Demonstration at DesignCon 2026
Marvell and Ecosystem Partners to Enable Hyperscalers to Make Transition to Next-generation, Standard-based, High-bandwidth Interconnect Technology
SANTA CLARA, Calif. -- February 24, 2026 -- Marvell Technology, Inc. (NASDAQ: MRVL), a leader in data infrastructure semiconductor solutions, today announced that it will demonstrate PCIe® 8.0 SerDes running at 256 gigatransfers-per-second (GT/s) data rate in the Marvell booth #904 at DesignCon 2026, February 24 to 26 at the Santa Clara Convention Center in Santa Clara, California.
As AI workloads continue to drive a massive expansion in data center infrastructure requirements, PCIe technology continues to evolve to deliver higher bandwidth for in-chassis, in-rack and across-rack connectivity. Expected to be finalized by 2028, the PCIe 8.0 specification is expected to double the bandwidth of the PCIe 7.0 specification for up to 1 TB/s of bidirectional bandwidth, supporting demanding applications including AI, machine learning, high-speed networking and other data-intensive workloads.
In preparation for the PCIe 8.0 specification, hyperscalers and cloud data center operators can start pathfinding now, solidifying strategies to re-architect their infrastructure and take full advantage of the new specification when it is released. Providing an early demonstration of the PCIe 8.0 specification with the TE Connectivity AdrenaLINE Catapult connector at DesignCon 2026, Marvell is committed to helping the industry scale beyond traditional copper interconnects.
Enabling low power, low latency and low bit-error-rate transmission over copper and optical channels, the Marvell® Alaska® P PCIe 6.0 retimer and its PCIe 7.0 and PCIe 8.0 SerDes technology will deliver the scalability, power efficiency and high performance required for next-generation infrastructure to support tomorrow’s AI and data center bandwidth demand.
“Marvell continues to drive industry leadership in the critical connectivity technologies that power the most demanding AI workloads,” said Xi Wang, senior vice president and general manager, Connectivity Business Unit at Marvell. “We enable hyperscalers and cloud data center operators to optimize their AI architectures for maximum performance and scalability, and we will provide the technologies and support required to prepare the industry take full advantage of the benefits of the PCIe 8.0 specification when it is released.”
“As AI and other data-intensive workloads stretch the capabilities of the data center, the industry is continually looking for new ways to increase performance, scalability and power efficiency,” said Alan Weckel, co-founder and analyst of 650 Group. “With support for the PCIe 8.0 specification and other innovations, Marvell continues to push the envelope in delivering the technologies to fulfill the demands of AI hyperscalers and data center operators today and well into the future.”
About Marvell
To deliver the data infrastructure technology that connects the world, we’re building solutions on the most powerful foundation: our partnerships with our customers. Trusted by the world’s leading technology companies for over 30 years, we move, store, process and secure the world’s data with semiconductor solutions designed for our customers’ current needs and future ambitions. Through a process of deep collaboration and transparency, we’re ultimately changing the way tomorrow’s enterprise, cloud and carrier architectures transform—for the better.
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- AI Hardware Summit 2019: Booth-to-Booth eSilicon 58G DSP-Based SerDes Demonstration Over a Five-Meter Samtec Copper Cable
- TSMC 12FFC silicon proven SERDES Phy IPs' for HDMI 2.1, PCIe Gen5, DDR4, USB 4 & MIPI Interfaces available immediately for your next SoC
- Marvell Announces Industry's First 112G 5nm SerDes Solution for Scaling Cloud Data Center Infrastructure
- PCIe 5.0 SerDes PHY and Controller IP Cores for all High-End Serial connect Interfaces in advanced SoCs is available for immediate licensing
Latest News
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption
- MIPI Alliance Releases UniPro v3.0 and M-PHY v6.0, Accelerating JEDEC UFS Performance for Edge AI in Mobile, PC and Automotive
- Marvell to Showcase PCIe 8.0 SerDes Demonstration at DesignCon 2026
- Embedded FPGA reaches a new stage of industrial maturity – Menta at Embedded World 2026
- Fraunhofer IPMS collaborates with Korean TSN Lab to further develop IP solutions for automotive and industrial connectivity