Multiple Arteris IP FlexNoC Interconnect Licenses Purchased by VeriSilicon for Multiple Chip Designs
Silicon Platform as a Service (SiPaas®) pioneer standardizes on Arteris interconnect IP
CAMPBELL, Calif. –April 30, 2019– Arteris IP, the world’s leading supplier of innovative, silicon-proven network-on-chip (NoC) interconnect semiconductor intellectual property, today announced that VeriSilicon has licensed Arteris FlexNoC interconnect IP as the on-chip communications backbone for use in multiple chips developed by the VeriSilicon team.
This license is a follow-on to the previous multi-use FlexNoC interconnect license announced in March 2018.
“We have chosen to standardize on Arteris FlexNoC for our chip designs’ interconnect IP because we have found that it reduces our development time while allowing us to more easily implement more complex SoCs than was possible with older interconnect technologies,” said Wayne Dai, Chairman, President and CEO of VeriSilicon. “Using Arteris IP allows us to add value to our designs which increases the benefits we deliver to our customers, differentiates us from our competitors, and increases margins for both us and our customers. Arteris IP delivers win-win results.”
“VeriSilicon’s large scale adoption of Arteris IP technology proves the importance of interconnect in the design and development of today’s SoCs,” said K. Charles Janac, President and CEO of Arteris IP. “Arteris IP is the leading IP company continually providing unique on-chip interconnect technologies that simplify and accelerate our customers’ implementation of tomorrow’s semiconductor technologies.”
About VeriSilicon
VeriSilicon is a Silicon Platform as a Service (SiPaaS®) company that provides world class SoC and SiP solutions. Also, VeriSilicon is a leading IP provider with the most comprehensive IP portfolios that address markets including mobile internet devices, datacenters, the Internet of Things (IoT), automotive, industrial, and medical electronics. Our turnkey service takes from concept to a completed, tested and packaged chip in record time as performance effective and cost-efficient service for customers including both emerging and established companies, OEMs, ODMs, and large internet/cloud platform companies. VeriSilicon’s Vivante® scalable intelligent pixel processing IPs from camera-in to display-out complete solutions include ISP, Neural Network Processor Unit (NPU), GPU and GPGPU, Hantro® video codec, and display controller, which deliver highly differentiated PPA and QOR on the devices, at the edge, and in the cloud. VeriSilicon’s scalable ZSP®based solutions widely applied in HD audio/voice and BLE5.0, Wi-Fi, and NB-IoT. Founded in 2001 and head-quartered in Shanghai, China, VeriSilicon has over 700 employees with 5 R&D centers in US and in China and 10 sales offices worldwide. More details, please contact: press@verisilicon.com
About Arteris IP
Arteris IP provides network-on-chip (NoC) interconnect IP to accelerate system-on-chip (SoC) semiconductor assembly for a wide range of applications from AI to automobiles, mobile phones, IoT, cameras, SSD controllers, and servers for customers such as Baidu, Mobileye, Samsung, Huawei / HiSilicon, Toshiba and NXP. Arteris IP products include the Ncore cache coherent and FlexNoC non-coherent interconnect IP, the CodaCache standalone last level cache, and optional Resilience Package (ISO 26262 functional safety), FlexNoC AI Package, and PIANO automated timing closure capabilities. Customer results obtained by using Arteris IP products include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. For more information, visit www.arteris.com
Related Semiconductor IP
- ARC HS66 64-bit, dual-issue processor core, interconnect, ARCv3 ISA, for embedded applications
- ARC HS58 32-bit, dual-issue processor with MMU, interconnect, ARCv3 ISA, for embedded Linux applications
- ARC HS57D 32-bit, dual-issue processor core and interconnect, ARCv3DSP ISA, with I&D cache
- ARC HS56 32-bit, dual-issue processor core & interconnect, ARCv3 ISA, for embedded applications
- Die-to-Die, High Bandwidth Interconnect PHY Ported to TSMC N7 X24
Related News
- Arteris Interconnect IP Selected by VeriSilicon for High-Performance SoC Design
- Arteris IP FlexNoC Interconnect Licensed by VeriSilicon for Multiple Chip Designs
- Arteris IP FlexNoC Interconnect and Resilience Package Licensed by Black Sesame for ISO 26262-Compliant AI Chips for ADAS
- Arteris IP FlexNoC Interconnect Licensed by Achronix for New Speedster7t FPGA family
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations