ARM's Bifrost Steps Up Graphics, Bridges to Machine Learning
Peter Clarke, EETimes
5/31/2016 03:05 PM EDT
LONDON--The Mali-G71 GPU core is ARM's first that follows a new architecture called Bifrost that has been launched providing support for the Vulkan API from the industry-run Khronos Group.
The architecture includes maths capabilities that could be used by other software as part of a heterogeneous system architecture. That could include neural network software but ARM executives stressed that Bifrost is first and foremost an architecture for raster, tile-based graphics processing units (GPUs).
The previous architecture – Midgard – is the one that underlies ARM's T-series Mali GPUs and has up to 16 unified shader cores and SIMD [single-instruction multiple data] instruction set architecture. Bifrost supports up to 32 unified shader cores with a scalar ISA, full hardware cache coherency and something called clause execution.
The primary goal, according to Sean Ellis, GPU architect with ARM, was to achieve more performance per square millimeter of silicon and per line of "real-world" shader code. And this has been achieved to tune of about 50 percent through the use of a new scalar, clause-based ISA, with quad-based arithmetic units
To read the full article, click here
Related Semiconductor IP
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
Related News
- Early Adopters of ARM Cortex-A73 CPU and Mali-G71 GPU Successfully Tape-out Using Synopsys' IC Compiler II
- Cadence Delivers Rapid Adoption Kits Based on a 10nm Reference Flow for New ARM Cortex-A73 CPU and ARM Mali-G71 GPU
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Cavium Adds Support for NVIDIA GPU Accelerators in 64-bit ARMv8-A ThunderX Processor Family
Latest News
- Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- IntelPro Licenses Ceva Wi-Fi 6 and Bluetooth 5 IPs to Launch AIoT Matter-Ready SoCs