ARM, Denali, Intel, Rambus, Samsung, and Synopsys Collaborate on DDR PHY Interface Specification for DDR-DRAM Memory System Design
September 28, 2006 -- The specification is being developed by expert contributors from recognized leaders in the semiconductor, IP and electronic design automation (EDA) industries, including: ARM, Denali, Intel, Rambus, Samsung, and Synopsys.
The DDR PHY Interface (DFI) specification defines an interface protocol between memory controller logic and PHY interfaces, with a goal of reducing integration costs while enabling performance and data throughput efficiency. The protocol defines the signals, timing, and functionality required for efficient communication across the interface. The specification is designed to be used by developers of both memory controllers and PHY designs, but does not place any restrictions on the how the memory controller interfaces to the system design, or how the PHY interfaces to the DRAM devices.
Specification available for download now at: http://www.ddr-phy.org/
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
Related News
- DDR PHY Interface Specification to be Unveiled Next Week at MemCon
- Denali DDR Controller IP Product Enables Mobileye's Next-Generation Automotive Technology
- Denali DDR IP Product Surpasses 200 Design Wins
- Next-Generation FlowThrough Security Processors Successfully Employs Denali DDR Controller IP
Latest News
- Alchip Appoints Freddy Engineer Chief Business Officer and North America General Manager
- Perceptia Devices and Dolphin Semiconductor Partner to Deliver Best-in-Class IP Portfolio Covering Power Management, Clocking, High-Quality Audio and In-Situ Monitoring
- TSMC Chases Soaring AI Demand
- EU DARE Project Is Scrambling to Replace Codasip
- Sofics and Alcyon Photonics Partner to Support Next-Generation Photonic Systems