Next-Generation FlowThrough Security Processors Successfully Employs Denali DDR Controller IP
Hifn's High-Performance Processors Used in Industry's Latest Network Storage Applications
PALO ALTO, Calif., November 08, 2006 —Denali Software, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced that its Databahn™ DDR memory controller IP has been utilized for use in Hifn’s HIPP III security processors, 4450 for internet protocol network storage applications and 8450 for Gigabit Ethernet networking applications. Denali’s Databahn solution enabled Hifn’s chip developers to meet application-specific performance requirements while providing significant time-to-market advantages..
“The Denali DDR DRAM Controller enabled us to quickly and easily implement the DDR interface in our design,” said K.C. Buckenmaier, director of Hardware Engineering at Hifn, a security solutions provider. “This allowed our design team to focus on our core competencies in the design of our next generation processors.”
DDR memory systems continue to be in the critical path for chip designs in all electronic applications, from mobile phones and set-top boxes to networking routers and high-end servers. Designers are increasingly challenged with overcoming memory bandwidth bottlenecks to ensure that various on-chip processing units, such as cpu, dsp, and video processors have efficient access to data from off-chip DDR-DRAM memory. Denali's Databahn DDR memory controller IP provides a comprehensive solution to meet these needs.
Hifn’s HIPP III 4450 and 8450 processors include a memory controller supporting DDR2 200 MHz clock design with Error Correction Code (ECC) in 130-nm technology process. Hifn HIPP III 4450 and 8450 processors support two full-duplex Gigabit Ethernet ports and deliver 4 Gb/s simultaneous protocol processing for large packets and 1.2M packets per second for small packets. Hifn combines security, compression, content search, and flow classification technology into solutions for networking, security and storage suppliers. Hifn's solutions are deployed in virtually all market-leading networking and security products. For more information on Hifn solutions, please visit: http://www.hifn.com.
“It’s a real pleasure to supply our DDR memory controller to an industry leader like Hifn,” said Brian Gardner, vice president of IP products at Denali. “Denali was able to provide high-quality, proven DDR IP configured and tuned to Hifn’s high performance system, including a DDR PHY that was tuned to their memory subsystem.”
The DDR PHY solution included a digital delay line (DLL) provided by True Circuits, Inc. The DLL generates the accurately-shifted clocks that are necessary to communicate with a DDR memory device. “By integrating our proven delay line into the DDR solution, Hifn was saved valuable design effort,” said Stephen Maneatis, CEO of True Circuits, Inc. True Circuits develops and markets a broad range of award-winning PLLs, DLLs and other mixed-signal hard macros for ICs for the semiconductor, systems and electronics industries. More info about True Circuits can be found on the web at www.truecircuits.com.
About Denali Software, Inc.
Denali Software, Inc. is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying PCI Express, NAND and DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Palo Alto, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at http://www.denali.com.Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
- Lossless & Lossy Frame Compression IP
Related News
- T2M Presents Silicon Proven MIPI D-PHY and DSI Controller IP Cores in 12FFC & 22ULL For Your Next Generation Display Products
- Cycuity Sets New Standard for Semiconductor Chip Security Assurance with Next Generation of Radix Technology
- Marvell Unveils Industry’s First 64 Gbps/wire Bi-Directional Die-to-Die Interface IP in 2nm to Power Next Generation XPUs
- DDR PHY Interface Specification to be Unveiled Next Week at MemCon
Latest News
- SignatureIP Achieves PCI-SIG® PCIe® 5.0 Certification, Joining Elite Group on Official Integrators List
- GUC Monthly Sales Report – August 2025
- eSOL and Infineon Enter Strategic Partnership for Next-generation Automotive Platforms Based on RISC-V/TriCore/Arm Microcontrollers
- Synopsys and GlobalFoundries Establish Pilot Program to Bring Chip Design and Manufacturing to University Classrooms
- Cadence to Acquire Hexagon’s Design & Engineering Business, Accelerating Expansion in Physical AI and System Design and Analysis