Arasan and Test Evolution announce Industry's first C-PHY / D-PHY Combo Compliance Analyzer with Arasan's Total MIPI IP Solution
Arasan Chip Systems a leading provider of semiconductor IP for mobile and automobile SoCs today announced that its MIPI DSI, CSI and C-PHY / D-PHY Combo IP have been successfully implemented in Test Evolution IP110 series of protocol analyzers for C-PHY / D-PHY Combo SoC’s.
May 23, 2018 -- San Jose, CA -- Arasan Chip Systems is proud to announce the immediate availability of Test Evolution IP110 series C-PHY / D-PHY Combo protocol analyzers built using Arasan’s Total MIPI IP Solutions including C-PHY / D-PHY Combo IP cores. The C-PHY / D-PHY Combo IP is implemented in silicon on a TSMC Foundry Test Chip and forms the backbone of the Test Evolution IP110 series of protocol analyzers. Test Evolution utilized the Arasan’s C-PHY / D-PHY Combo IP Hardware Development Kit (HDK) to accelerate time to market.
Test Evolution’s IP110 Protocol Analyzer has gained leadership in the market and is already in use for for compliance testing by early adopters of the MIPI C-PHY Specification, including some of the founding members of MIPI. Test Evolution’s engineers are also available for custom integration services using their extensive knowledge of the MIPI CSISM, DSISM and C-PHYSM / D-PHYSM protocols. The IP110 software architecture can easily be integrated into customer factory automation systems for regression or production testing.
“Verification and compliance testing are essential to ecosystem enablement, especially as the industry continues to evolve at an accelerated pace,” said Joel Huloux, chairman of the board of MIPI Alliance. “As a contributing member of MIPI Alliance since 2006, Arasan has been a longtime partner in furthering the adoption of MIPI specifications. We welcome the introduction of the C-PHY/D-PHY combo Compliance Analyzer from Arasan and Test Evolution as it provides an updated solution to address new testing requirements within the industry.”
“Test Evolution’s business depends on addressing niche nascent markets like MIPI C-PHY and D-PHY, being the first out with a product while ensuring we provide a quality solution which not just brings customers to our door, but also keeps them coming back. Using Arasan’s Total MIPI IP Solutions along with their excellent support at our facilities in Boston ensured we were the first out with the tester and has helped us establish leadership in the C-PHY / D-PHY Combo Compliance Analyzer market” said Len Borow, President & CEO of Test Evolution.
Arasan CPHY/DPHY Combo HDK
“Arasan is extremely pleased with the launch of the Industry’s first Combo D-PHY and C-PHY Compliance Analyzer by Test Evolution. Our Combo D-PHY/C-PHY joins a growing list of our IP like UFS 3.0 being used by tester companies for compliance and production testing. Use of our IP in a compliance tester demonstrates the quality of our IP while also ensuring our IP’s are compliant and stay compliant as the standards evolve.” said Prakash Kamath CTO at Arasan.
About MIPI Alliance
MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. There is at least one MIPI specification in every smartphone manufactured today. Founded in 2003, the organization has 300 member companies worldwide and 14 active working groups delivering specifications within the mobile ecosystem. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP tool providers, test and test equipment companies, as well as camera, tablet and laptop manufacturers. For more information, please visit www.mipi.org.
About Test Evolution
Test Evolution is an innovative semiconductor test provider of low-cost, standards based Semiconductor Test Solutions, and Intelligent Instruments for Rapid Post Silicon Validation. Test Evolution’s EV-series test platform builds on open industry standards such as PXI, AXIe and PCIe that enable creation of low cost, high performance systems. Intelligent Instruments take protocol testing to the next level, and can be combined in a platform environment to enable multi-protocol system level testing of complex SoC devices for verification and production.
About Arasan
Arasan Chip Systems is a leading provider of Total IP Solutions for mobile storage and mobile connectivity interfaces. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, HDK and software stacks. Arasan has a focused product portfolio targeting mobile SoC’s. The term Mobile has evolved over our two decade history to include all things mobile – starting with PDA’s in the mid 90’s to Smartphones & Tablets of the 2000’s to today’s Automobiles, Drones and IoT’s. Arasan is at the forefront of this evolution of “Mobile” with its standards-based IP at the heart of Mobile SoC’s.
Over a billion chips have been shipped with Arasan IP including with all of the top 10 semiconductor companies.
Related Semiconductor IP
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 8nm
- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 5nm
- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 4nm
- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 5nm
Related News
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process
- Arasan announces its next generation of C-PHY/ D-PHY Combo IP Core compliant with the latest MIPI Specifications
- Arasan Partners with Testmetrix on its 4.5 GSPS C-PHY / D-PHY HDK and Compliance Test Platform
- Arasan Announces it's 2'nd Generation MIPI C-PHY / D-PHY IP Combo Core for C-PHY v1.2 Specifications
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers