Arasan announces its next generation of C-PHY/ D-PHY Combo IP Core compliant with the latest MIPI Specifications
March 17, 2021, San Jose, CA -- Arasan Chip Systems, a leading provider of semiconductor IP for mobile and automobile SoCs, today announces the immediate availability of its MIPI C-PHY/ D-PHY Combo IP which is compliant with the latest MIPI C-PHY v2.0 and MIPI D-PHY v2.5 specifications. The upgraded MIPI C-PHY / D-PHY Combo IP is seamlessly integrated with Arasan’s own MIPI CSI-2® IP and MIPI DSI® IP as part of Arasan’s Total IPTM for MIPI Imaging and Display Solutions. This 2’nd generation of Arasan’s MIPI C-PHY/D-PHY combo IP has been re-engineered for ultra low power consumption leveraging the advantages of the FINFET Technology.
Arasan’s MIPI C-PHY v2.0 / D-PHY v2.5 combo IP delivers 6 Gbps per lane for a max throughput of 24Gbps in D-PHY mode and 6Gsps per trio for a max throughput of 41Gbps in C-PHY mode. Other significant feature upgrades include:
- When used with Arasan’s MIPI CSI-2 or MIPI DSI-2®, the MIPI C-PHY/D-PHY combo IP offers built-in test capabilities including PRBS generator and internal loopback to support cost effective tests for high volume manufacturing.
- New power saving HS-Tx half swing mode for D-PHY,
- On-board programmable PLL with Spread Spectrum Clocking, with or without deskew calibrations and equilizations for different operating speeds of D-PHY,Power management functions such as reduced HS-TX swing modes and unterminated HS-RX mode.
- It supports ALP Mode for different applications with long channels tha t enables fast lane turnaround mode to increase bandwidth of communication in the reverse direction of the MIPI link. The ALP mode is key to the CSI-2® Unified Serial Linking capability, which decreases interface wires and helps to allow a more extensive range.
Arasan’s MIPI C-PHY v2.0 / D-PHY v2.5 combo IP is available to license immediately. For availability, lead time and purchase of Test Chips (on TSMC FINFET) along with the HDK programmed with our CSI-2 or DSI-2 IP cores, please contact Arasan sales@arasan.com
About Arasan
Arasan Chip Systems, a contributing member of the MIPI Association since 2005 is a leading provider of IP for mobile storage and mobile connectivity interfaces with over a billion chips shipped with our MIPI IP. Arasan's high-quality, silicon-proven, Total IP Solutions include digital IP, AMS PHY IP, Verification IP, HDK and Software. Arasan has a focused product portfolio targeting mobile SoC's. The term Mobile has evolved over our two decade history to include all things mobile – starting with PDA's in the mid 90's to Smartphones & Tablets of the 2000's to today's Automobiles, Drones and IoT. Arasan is at the forefront of this evolution of "Mobile" with its standards-based IP at the heart of Mobile SoC's.
Over a billion chips have been shipped with Arasan IP including with all of the top 10 semiconductor companies.
Related Semiconductor IP
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 8nm
- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 5nm
- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 4nm
- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 5nm
Related News
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process
- MIPI C-PHY / D-PHY Combo IP (4.5Gbps) and CSI Tx Controller IP Cores, to meet the highest standards of performance and reliability for a wide range of applications
- Arasan and Test Evolution announce Industry's first C-PHY / D-PHY Combo Compliance Analyzer with Arasan's Total MIPI IP Solution
- Arasan Announces it's 2'nd Generation MIPI C-PHY / D-PHY IP Combo Core for C-PHY v1.2 Specifications
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers