Arasan Announces it's 2'nd Generation MIPI C-PHY / D-PHY IP Combo Core for C-PHY v1.2 Specifications
Arasan Chip Systems a leading provider of semiconductor IP for mobile and automobile SoCs today announced the immediate availability of its MIPI C-PHY IP Core for nodes from 28nm to 12nm
Sep 13, 2018 -- San Jose, CA -- Arasan today announced the immediate availability of its MIPI C-PHY / D-PHY Combo IP Core compliant to the C-PHY specification Version 1.2 while also being compliant to the D-PHY 1.2 Specification. The design can be enhanced to support the latest D-PHY 2.1 Specification upon customer request. The 2’nd generation Combo PHY has been further improved from our first generation 28nm designs for low power and area while reducing the area penalty compared to a standalone D-PHY. Hence the new C-PHY / D-PHY Combo is a universal PHY that future proofs our customers who may wish to have a D-PHY only design, but may need to support or insure themselves for C-PHY support in future with negligible area impact.
“Arasan has leveraged its decades of expertise in D-PHY and the newer C-PHY standard to come up with a unique architecture that allows our customers to implement C-PHY with negligible area impact and no difference in power consumption when operating in D-PHY only mode..” said Prakash Kamath CTO at Arasan.
The C-PHY is targeted towards camera sensor applications in the mobile and automobile SoC’s. Arasan C-PHY IP seamlessly integrated with our CSI Tx IP has been licensed by leading sensor manufacturers in Japan and U.S.A. Arasan’s first generation C-PHY v1.1 Tx is widely used by industry leading sensor manufacturers giving other SoC customers seamless interoperability with various sensors. Arasan C-PHY Testchip based HDK is also used by early adopters for compliance and interoperability testing.
Availability
The C-PHY IP GDSII is immediately available for 65nm to 12nm process nodes. Test Chips and C-PHY / D-PHY Combo HDK are also available to prospective licensees and Production / Compliance tester vendors.
About Arasan
Arasan Chip Systems is a leading provider of Total IP Solutions for mobile and the next generation of Smart applications from home to automobile. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, hardware verification kits, protocol analyzers, software stacks and drivers, and optional customization services for Ethernet, MIPI, PCIe, USB, UFS, SD, SDIO, eMMC, and UFS. Arasan’s Total IP products serve system architects and chip design teams in applications that require silicon-proven, validated IP, delivered with the ability to integrate and verify both digital, analog and software components in the shortest possible time with the lowest risk.
About the MIPI Alliance
MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. Founded in 2003, the organization has more than 275 member companies worldwide, more than 15 active working groups, and has delivered more than 45 specifications within the mobile ecosystem in the last decade. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP providers, test and test equipment companies, as well as camera, tablet and laptop manufacturers. For more information, please visit http://www.mipi.org.
Related Semiconductor IP
- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 8nm
- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 5nm
- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 4nm
- MIPI C-PHY TRx / MIPI D-PHY TRx Combo PHY 5nm
Related News
- Arasan announces its next generation of C-PHY/ D-PHY Combo IP Core compliant with the latest MIPI Specifications
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process
- Arasan and Test Evolution announce Industry's first C-PHY / D-PHY Combo Compliance Analyzer with Arasan's Total MIPI IP Solution
- Arasan announces the immediate availability of its MIPI D-PHY / C-PHY Combo IP for TSMC 22nm SoC Designs
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing