Agere licenses BIST technology from LogicVision to reduce test costs
Agere licenses BIST technology from LogicVision to reduce test costs
By Semiconductor Business News
June 4, 2002 (5:52 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020604S0052
SAN JOSE -- LogicVision Inc. today announced that Agere Systems Inc. has licensed its built-in-self-test (BIST) technology for use in its chip lines. Under the agreement, Agere will use LogicVision's Embedded Test 4.0 for its hierarchical test design, debug and seamless integrated manufacturing test infrastructure. LogicVision's embedded test solution allows integrated circuit designers to embed test functionality into a semiconductor design. As part of the multi-year agreement, Agere will deploy Embedded Test 4.0 to its design groups, delivering time-to-market value by reducing design-for-test implementation and verification time.
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
Related News
- LogicVision calls on 'ET' 4.0 to lower test costs for SoCs
- Q-Star Test nv joins LogicVision Ready™ partner program to help further reduce test costs and enhance yield
- LogicVision Introduces Fastest Silicon Debug Saving Development Time and Resource Costs
- Agere Systems Announces Platform for Wireless Equipment that can Shave More Than $25 Million in Software Costs
Latest News
- Cassia Proposes ‘Better Math’ for AI Efficiency
- QuickLogic Announces $1M eFPGA Hard IP Contract for Data Center ASIC
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- TSMC Price Hikes End the Era of Cheap Transistors
- Analogue Insight IP Group Launches Analogue Insight SAFE in Portland, Oregon to Deliver Certification-Grade Security IP for Next-Gen SoCs and Chiplets