Agere licenses BIST technology from LogicVision to reduce test costs
Agere licenses BIST technology from LogicVision to reduce test costs
By Semiconductor Business News
June 4, 2002 (5:52 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020604S0052
SAN JOSE -- LogicVision Inc. today announced that Agere Systems Inc. has licensed its built-in-self-test (BIST) technology for use in its chip lines. Under the agreement, Agere will use LogicVision's Embedded Test 4.0 for its hierarchical test design, debug and seamless integrated manufacturing test infrastructure. LogicVision's embedded test solution allows integrated circuit designers to embed test functionality into a semiconductor design. As part of the multi-year agreement, Agere will deploy Embedded Test 4.0 to its design groups, delivering time-to-market value by reducing design-for-test implementation and verification time.
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- LogicVision calls on 'ET' 4.0 to lower test costs for SoCs
- Q-Star Test nv joins LogicVision Ready™ partner program to help further reduce test costs and enhance yield
- LogicVision Introduces Fastest Silicon Debug Saving Development Time and Resource Costs
- Agere Systems Announces Platform for Wireless Equipment that can Shave More Than $25 Million in Software Costs
Latest News
- Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with Prototyping of Leading-Edge 2nm GAA Transistors
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP