3-D ICs stack up design challenges
Ron Wilson, EETimes
4/20/2011 11:24 AM EDT
In an address to the GlobalPress Forum in Santa Cruz on March 29, Mentor Graphics Chairman and CEO Walden Rhines (See picture) outlined the likely evolutionary stages of 3-D IC development, from today's relatively simple stacked dice to a distant future of design in a homogeneous 3-D space. Along that path Rhines identified several points of interest.
To start at the beginning, the first patent on through-silicon via (TSV) technology, Rhines said, was granted to transistor pioneer William Shockley in 1958. From there, the idea of moving signals from the top to the bottom surface of a die by drilling a hole straight through languished until recently, when TSVs became the most popular candidate for moving signals between layers of a 3-D IC.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Chip execs see 20 nm variants, 3-D ICs ahead
- GLOBALFOUNDRIES and Arm Demonstrate High-Density 3D Stack Test Chip for High Performance Compute Applications
- New Cadence Clarity 3D Transient Solver Delivers Up to 10X Faster System-Level EMI Simulation
- Latest Release of Lattice sensAI Solutions Stack Delivers up to 6X Performance Boost on Award-Winning CrossLink-NX FPGAs
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost