Chip execs see 20 nm variants, 3-D ICs ahead
Rick Merritt, EETimes
4/27/2012 12:43 AM EDT
Those were just two data points from wide ranging discussions at the GSA Silicon Summit here. Separately, executives said a variety of 3-D ICs will hit the market in 2014 despite numerous challenges, and CMOS scaling is slowing down but still viable through a 7 nm node.
To read the full article, click here
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- Intel Technology and Manufacturing Day in China Showcases 10 nm Updates, FPGA Progress and Industry's First 64-Layer 3D NAND for Data Center
- Europe Leaps Ahead in Global AI Arms Race, Joining $20 Million Investment in NeuReality to Advance Affordable, Carbon-Neutral AI Data Centers
- InPsytech Tapes Out F2F SoIC Design Compliant with UCIE 2.0 Standard Enabling High-Speed Interconnects for 3D Heterogeneous Integration
- UK microcontroller startup finds alternative ways to make chip variants
Latest News
- Movellus Partners with Synopsys to Deliver Power Efficiency for Next Generation IC’s
- BrainChip Enables the Next Generation of Always-On Wearables with the AkidaTag© Reference Platform
- eSOL and Quintauris Partner to Expand Software Integration in RISC-V Automotive Platforms
- PQShield unveils ultra-small PQC embedded security breakthroughs
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs