DRM IP
Filter
Compare
8
IP
from 2 vendors
(1
-
8)
-
Pixel processor - High Image Quality Super Resolution
- Enables transfer of low-resolution sources to reduce bandwidth, while allowing high quality and high resolution to be displayed at the edge
- Offers robust pixel processing features and can perform detail enhancement without changing the color and saturation.
-
Microprocessor IP for video codecs and video processing -- High Number of Streams Decoder For Data Center
- Enables up to 256 streams decoding with robustness, high throughput single-core solution, or multi-core solution, supporting VVC, AV1, HEVC, H.264, AVS3, AVS2, VP9 video formats, JPEG, and legacy formats.
-
Microprocessor IP for video codecs and video processing -- High Number of Streams Encoder For Data Center
- Enables up to 256 streams encoding with high video quality single-core solution, or multi-core solution, supporting AV1, HEVC, H.264, VP9 video formats and JPEG.
-
40nm 1.8V Programmable 1.1V LDO Regulator with 50mA max. output
- Programmable 0.9V to 1.275V output voltage in 25mV steps
- 2% LDO output variation across process, supply and temperature
- Low-Power Sleep Mode (usable when reference TRV701TSM40LP Band-Gap is disabled)
- 50uA quiescent current
-
40nm 1.8V Programmable Band-Gap Reference with 0.55V output
- Precise Programmable 0.55V reference output voltage
- 2% reference output variation across process, supply and temperature
- Flat reference output characteristics across temperature
- Five 10uA Band-Gap Current Outputs
-
40nm 1.1V AFE comprising 12-bit IQ ADC, 12-bit IQ DAC and Clock-PLL
- Rail-to-Rail IQ ADC Input Capability
- 65dB IQ ADC SNR
- Programmable Full-Scale IQ DAC Output Current
- 65dB IQ DAC SNR
-
40nm 1.1V 16MHz-2GHz Fractional-N Clock-PLL
- 16MHz-to-2GHz PLL Output Coverage
- Scalable Power Consumption
- Three independent programmable PLL outputs
- Internal Calibration Engine and Convergence Algorithm
-
12-bit 40nm 1.1V 64MHz-to-340MHz continuous-time Delta-Sigma ADC
- Integrated Dual-Channel Continuous-time Delta-Sigma Modulator (I + Q)
- Integrated Dual decimate-by-8 Cascaded-Integrator-Comb Decimation Filter
