IP Catalog > BCH

BCH IP

Filter
Filter

Login required.

Sign in

Search (77)
Compare 77 IP from 25 vendors (1 - 10)
  • Parameterizable compact BCH codec
    • Highly parameterizable
    • Very low area (in the largest, n = 511 t = 16 configuration, the core uses just 17K gates in ASIC)
    • Entirely self-contained (no external RAM required)
    Block Diagram -- Parameterizable compact BCH codec
  • NavIC BCH Decoder
    • Compliant with 'ISRO-NAVIC-ICD-SPS-L1-1.0' standard [1].
    • Supports the BCH decoding for subframes 1 (TOI) signal.
    • Throughput matching the required specifications.
    • Bit-error-rate and block-error-rate performance meet the required specifications.
  • BCH ECC Core IP
    • The patent-pending Dynamically Configurable BCH technology is the base for the BCH ECC engine incorporating BCH coders and decoders configurable for a wide range of code-length for high performance and high data rate error corrections.
    • The BCH ECC engine with configurable code-length BCH coders and decoders performs the Inversion-less Berlekamp-Massey Algorithm (IBMA) to generate or decode the ECC code on each clock.
  • BCH Intel® FPGA IP Core
    • The Bose, Chaudhuri, and Hocquenghem (BCH) error correction intellectual property (IP) core is typically used in NAND flash applications
    • The BCH Intel FPGA IP core is often used as a companion code with other forward error correction (FEC) IP cores, such as the Reed-Solomon and low-density parity-check (LDPC) IP cores.
  • DVB-S2X Wideband LDPC/ BCH Encoder
    • Compliant with ETSI EN 302 307’
    • Compliant with ETSI EN 302 307-2’
    • Supports BCH-LDPC all code rates for digital video broadcasting
  • BCH Encoder and Decoder IP Core
    Block Diagram -- BCH Encoder and Decoder IP Core
  • DVB-S2X Wideband LDPC/ BCH Decoder
    • The DVB-S2X Wideband LDPC Decoder is a powerful FEC core decoder for Digital Video Broadcasting via Satellite.
    • It implements extensions to the DVB-S2 design for better performance and efficiency as well as robust service availability.
  • DVB-C2 LDPC/ BCH Decoder
    • Irregular Parity Check Matrix
    • Layered Decoding
    • Minimum Sum Algorithm
  • BCH Error Correcting Code ECC
    • Asynchronous operation
    • No clocks required.
    • No storage like memories SRAMS/ROMS/FilipFlops used
    • No iterative Feedback in the pipeline
    Block Diagram -- BCH Error Correcting Code ECC
  • UltraFast BCH Decoder
    • BCH codes are widely used where bit errors are scattered randomly within the codeword. The Ultrafast BCH Decoder is capable of processing an entire BCH codeword per clock cycle in a pipelined way. Therefore, tt achieves outstanding data rates.
    • The design can be parameterized at design-time to support different codeword sizes and code rates. Latency can be adjusted by insertion or removal of pipeline register stages.
×
Semiconductor IP