The IP Core implements BCH Code encoding and decoding.
BCH Encoder and Decoder IP Core
Overview
Key Features
- Fully customizable to any standard, including NAND Flash and DVB
- Pipelined parallel Encoder and Decoder design
- High error correction performance
- Decoding status reporting
- Throughput up to 500 MBytes/s
- Code block length (N) up to 8191 bytes
- Payload length (K) up to 8190 bytes
- Parity length up to 1536 bits
Block Diagram
Technical Specifications
Availability
Now
Related IPs
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- BCH Encoder/Decoder IP Core
- LDPC Decoder and Encoder that supports DVB-S2 DVB-S2X DVB-T2 DVB-C2 CMMB DMB-T
- High-performance and low-power 2D vector graphics IP core
- BCH encoder and decoder for NAND FLASH
- ARINC818 controller Transmitter and Receiver IP core