Memory Interfaces IP

Welcome to the ultimate Memory Interfaces IP hub! Explore our vast directory of Memory Interfaces IP
All offers in Memory Interfaces IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 39 Memory Interfaces IP from 3 vendors (1 - 10)
  • M31 eMMC/SDIO at TSMC 22ULP Process
    • Supports HS400 (400Mbps), HS200 (200Mbps), High-speed DDR (52Mbps) and etc.
    • Consisting of driver, receiver & pull-up/down resistors
    • Power-sequence free
    • Provides multi-driving-strength selection
    Block Diagram -- M31 eMMC/SDIO at TSMC 22ULP Process
  • M31 eMMC/SDIO at TSMC 22ULL Process
    • Supports HS400 (400Mbps), HS200 (200Mbps), High-speed DDR (52Mbps) and etc.
    • Consisting of driver, receiver & pull-up/down resistors
    • Power-sequence free
    • Provides multi-driving-strength selection
    Block Diagram -- M31 eMMC/SDIO at TSMC 22ULL Process
  • Memory Compiler in TSMC (16nm,22nm,28nm,40nm,55nm,90BCD+,110nm,152nm,180BCD)
    • Synchronous read/write operation
    • Low leakage current and lower operation power consumption
    • Minimum metal layer requirement: 4/3 metal layers
    • High density layout structure and small area design
  • ONFI IO Pad Set
    • ONFI Single-Ended Driver / Receiver Features:
    • ? Driver – user-selectable on-die termination and programmable drive strength with ODT / ZO calibration and programmable “off” state control.
    • o ODT Rtt = 30? / 50? / 75? / 100? / 150?
    • o ZOUT = 18? / 25? / 35? / 50?
  • I2C I/O Pad Set
    • • Supported I2C operating modes:
    • o Standard-mode (Sm) – 100 Kbps data rate
    • o Fast mode (Fm) – 400 Kbps data rate
    • o Fast mode (Fm+) – 3.4 Mbps data rate
  • 7 way DDR combo
    • Full DDR4 capability
    • Full DDR3 / DDR3L / DDR3U capability
    • Full LPDDR4 capability
  • ONFI_4 IO Pad Set
    • ONFI Single-Ended Driver / Receiver Features:
    • ? Driver – user-selectable on-die termination and programmable drive strength with ODT / ZO calibration and programmable “off” state control.
    • o ODT Rtt = 30? / 50? / 75? / 100? / 150?
    • o ZOUT = 18? / 25? / 35? / 50?
  • SSTL_15 IO Pad Set
    • ? Full DDR3 capability - 800MHz (1600 MT/s)
    • ? Low Power driving standard DDR3 memories
    • ? User programmable ODT Capability - dynamic 6-Bit PVT calibration to an external reference resistor
  • SSTL_15 / SSTL_18 Combo I/O Pad Set
    • ? Full DDR3 capability - 800MHz (1600 MT/s)
    • ? Full DDR2 capability
    • ? Low Power driving standard DDR3 memories
    • ? User programmable ODT Capability - dynamic 6-Bit PVT calibration to an external reference resistor
×
Semiconductor IP