DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL

Related IPs

• SATA 6G PHY in GF (40nm, 28nm)
• UCIe-A PHY for Advanced Package (x64) in SS SF4X, North/South Orientation with 8collumn module configuration
• UCIe-A PHY for Advanced Package (x64) in TSMC N5, East/West Orientation with 8collumn module configuration
• Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
• 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
• 1.8V/3.3V Switchable GPIO With 3.3V I2C Open Drain & Analog in 22nm