IP Catalog > Foundries > Tower > Analog IP

Analog IP for Tower

Welcome to the ultimate Analog IP for Tower hub! Explore our vast directory of Analog IP for Tower
All offers in Analog IP for Tower
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (35)
Compare 35 Analog IP for Tower from 9 vendors (1 - 10)
  • CC-100IP-RF Analog and RF Sensitivity Enhancement IP
    • Enhances the Sensitivity of Analog and RF Frontend Receivers
    • Enhances the PSRR od Analog and RF Frontend Receivers
    • Occupies the same on chip area as standard DCAPs with at least a 600X effective capacitance increase
    • Up to a 36% Dynamic Power and RF Emissions Reduction
    Block Diagram -- CC-100IP-RF Analog and RF Sensitivity Enhancement IP
  • Revolutionaly Ultra Low Phase Noise RF Amplifier-LNA IP
    • Revolutionary Ultra Low Phase Noise operation
    • Ultra Low Power Operation
    • RF front end sensitivity enhancement
    Block Diagram -- Revolutionaly Ultra Low Phase Noise RF Amplifier-LNA IP
  • 4MHz Low Power Oscillator - Low power (4.6µW), Internal Current Reference TowerJazz 0.18 um
    • This macro-cell is a general purpose, low power, 4MHz internal oscillator core designed for TowerJazz TS18SL 0.18μm CMOS technology.
    • Two other oscillator outputs are available: 2MHz and 500kHz.
    Block Diagram -- 4MHz Low Power Oscillator - Low power (4.6µW), Internal Current Reference TowerJazz 0.18 um
  • Low-Power 8-bit SAR ADC - 8 bits, 50kSPS, Low Voltage (1.8V), Low Power (20µA) TowerJazz 0.18 um
    • This macro-cell is a low power, general purpose, 8-bit, 50kSPS, Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) core designed for TowerJazz 0.18μm TS18SL CMOS technology.
    • The circuit has an internal sample-and-hold circuit and a power-down operation mode to save power in applications where power consumption is critical.
    Block Diagram -- Low-Power 8-bit SAR ADC - 8 bits, 50kSPS, Low Voltage (1.8V), Low Power (20µA) TowerJazz 0.18 um
  • PVT SENSOR
    • SGC21713_IP007708_GF_22FDX can be used in a control loop to minimize the voltage for a given frequency or maximize frequency for a given voltage
    • Based on a group of sensors, it permits PVT and aging tracking, while allowing the identification of the actual variable that changed
    • Designed to achieve 3% overall accuracy (over Load / Line / Temp), it is specified from TJ = –40°C to +125°C.
    Block Diagram -- PVT SENSOR
  • Sleep Management Subsystem
    • Power-On-Reset
    • Programmable relaxation oscillator
    • Low Power Comparator
    Block Diagram -- Sleep Management Subsystem
  • Power Management Subsystem
    • The agilePMU Subsystem is an efficient and highly integrated Power Management Unit for SoCs/ASICs.
    • Featuring a Power-On-Reset (POR), multiple Low Drop-Out (LDO) regulators, and an associated reference generator.
    • The agilePMU Subsystem is designed to ensure low power consumption while providing optimal power management capabilities.
    Block Diagram -- Power Management Subsystem
  • Sensor Interface Subsystem
    • The agileSensorIF Subsystem is an efficient and highly integrated sensor interface for SoCs/ASICs.
    • Featuring multiple Analog-to-Digital Converters (agileADC), Digital-to-Analog Converters (agileDAC), low-power programmable analog comparators (agileCMP_LP), and an associated reference generator (agileREF).
    • The agileSensorIF Subsystem enables easy interaction with the analog world.  
    Block Diagram -- Sensor Interface Subsystem
  • 802.11 A/B/G/N Direct Conversion Transceiver
    • Fully Integrated 802.11 a/b/g/n Transceiver
    • High Performance
    • Low Power Consumption
    Block Diagram -- 802.11 A/B/G/N Direct Conversion Transceiver
  • Custom Regulated High Capacity Charge Pump
    • On-Chip Supply Rail Extension
    • Extends the headroom and performance range of other on-chip blocks and components
    Block Diagram -- Custom Regulated High Capacity Charge Pump
×
Semiconductor IP