IP Catalog > DSP & Math IP > Arithmetic Mathematic IP > Multiplier IP

Multiplier IP

Welcome to the ultimate Multiplier IP hub! Explore our vast directory of Multiplier IP
All offers in Multiplier IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (11)
Compare 11 Multiplier IP from 6 vendors (1 - 10)
  • Pipelined Square Root
    • PIPE_SQRT is a pipelined square-root with configurable data width.
    • The design is fully scalable and modular permitting the user to specify large bit widths without compromising maximum attainable clock speed.
    Block Diagram -- Pipelined Square Root
  • Pipelined Multiplier with generic width and depth
    • Function y = a * b is a high-speed multiplier with configurable width and depth.
    • Inputs and outputs may be specified as either signed or unsigned values.
    • Forms a fundamental building block in all digital processing functions.
    Block Diagram -- Pipelined Multiplier with generic width and depth
  • Pipelined Divider
    • Function y = a / b is a very high-speed divider with configurable dividend and divisor width.
    • Inputs and outputs may be specified as either signed or unsigned values.
    • Generates the quotient and remainder after division and includes a flag for a divide by zero exception.
    • Fully scalable alternative to using large LUT-based dividers.
    Block Diagram -- Pipelined Divider
  • Multiplexer - amplifier
    • SMIC CMOS 0.18 um
    • Input and output matching 50 Ohm
    • No external matching components required
    • Built-in adjustment of matching
    Block Diagram -- Multiplexer - amplifier
  • Parameterizable pipelined multiplier
    • Synthesizeable, technology-independent IP Core for FPGA/ASIC and SoC
    • Coded with SystemVerilog
    • Wrapped with AXI Stream interface
    • 16-bit Fixed-Point Representation/Operation
    • Suitable for DSP or Machine Learning Applications
    Block Diagram -- Parameterizable pipelined multiplier
  • Single precision floating-point 2 cycle's multiplier
    • Synthesizable, technology independent Verilog HDL Core.
    • 32 bits floating-point arithmetic.
    • IEEE 754 compliant
    Block Diagram -- Single precision floating-point 2 cycle's multiplier
  • Half precision, IEEE 754, floating point fused multiply add
    • Half-precision (16-bit) floating point fused multiply and add.
    • IEEE 754 compliant.
    • Full support for infinities, NaNs and denormals.
    • Rounding is to the nearest even number.
  • Single precision, IEEE 754, floating point multiplier
    • Single-precision (32-bit) floating point multiplication.
    • IEEE 754 compliant.
    • Full support for infinities, NaNs and denormals.
    • Rounding is to the nearest even number.
  • Multiply Accumulator
    • Supports multiplier inputs ranging from 1 to 31 bits unsigned or 2 to 32 bits signed and an output width ranging from 1 to 79 bits unsigned or 2 to 80 bits signed 
    • Latency can be set for optimal speed or the minimal amount of pipelining allowed "Latency = 1" (accumulation register required)
    • Instantaneous Resource Estimation
    • For use with Xilinx CORE Generator™
  • Multiplier
    • 2's complement signed/unsigned fixed point multiplier
    • Parallel and fixed constant coefficient multipliers
    • Supports Inputs ranging 1 to 64 bits wide and outputs ranging from 1 to 128 bits wide with any portion of the full product selectable
    • Supports symmetric rounding to infinity when using the DSP Slice
×
Semiconductor IP