IP Catalog > DSP & Math IP > Arithmetic Mathematic IP > Multiplier IP

Multiplier IP

Welcome to the ultimate Multiplier IP hub! Explore our vast directory of Multiplier IP
All offers in Multiplier IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (11)
Compare 11 Multiplier IP from 6 vendors (1 - 10)
  • Multiplexer - amplifier
    • SMIC CMOS 0.18 um
    • Input and output matching 50 Ohm
    • No external matching components required
    • Built-in adjustment of matching
    Block Diagram -- Multiplexer - amplifier
  • Parameterizable pipelined multiplier
    • Synthesizeable, technology-independent IP Core for FPGA/ASIC and SoC
    • Coded with SystemVerilog
    • Wrapped with AXI Stream interface
    • 16-bit Fixed-Point Representation/Operation
    • Suitable for DSP or Machine Learning Applications
    Block Diagram -- Parameterizable pipelined multiplier
  • Single precision floating-point 2 cycle's multiplier
    • Synthesizable, technology independent Verilog HDL Core.
    • 32 bits floating-point arithmetic.
    • IEEE 754 compliant
    Block Diagram -- Single precision floating-point 2 cycle's multiplier
  • Pipelined Square Root
    • Function f(x) = √x
    • Input values as unsigned integers
    • Output values as unsigned integers
    • N-bit value -> n/2 integer bits, n/2 fraction bits
    Block Diagram -- Pipelined Square Root
  • Pipelined Divider
    • Function y = a / b
    • Input values as signed or unsigned integers
    • Output values as signed or unsigned integers
    • Configurable dividend and divisor width
    Block Diagram -- Pipelined Divider
  • Pipelined Multiplier
    • Function y = a * b
    • Input values as signed or unsigned numbers
    • Output values as signed or unsigned numbers
    • Configurable data width and pipeline depth
    Block Diagram -- Pipelined Multiplier
  • Half precision, IEEE 754, floating point fused multiply add
    • Half-precision (16-bit) floating point fused multiply and add.
    • IEEE 754 compliant.
    • Full support for infinities, NaNs and denormals.
    • Rounding is to the nearest even number.
  • Single precision, IEEE 754, floating point multiplier
    • Single-precision (32-bit) floating point multiplication.
    • IEEE 754 compliant.
    • Full support for infinities, NaNs and denormals.
    • Rounding is to the nearest even number.
  • Multiplier Accumulator
    • Parallel multiply accumulator module.
    • Signed or Unsigned inputs parameterizable up to 32-bits.
    • Automatic optimization for speed.
    • Parameterizable rounding modes or output.
  • Multiplier
    • 2's complement signed/unsigned fixed point multiplier
    • Parallel and fixed constant coefficient multipliers
    • Supports Inputs ranging 1 to 64 bits wide and outputs ranging from 1 to 128 bits wide with any portion of the full product selectable
    • Supports symmetric rounding to infinity when using the DSP Slice
×
Semiconductor IP