Is the Buzz around Xilinx's 2.5D FPGA Justified?
The Xilinx 2.5D FPGA has met with widespread acclaim since its launch in October 2010. EETimes called it "the world's highest capacity FPGA". Two of my favorite bloggers, Steve Leibson and Francoise von Trapp, had positive things to say about it too. Steve dubbed it "generation-jumping" and Francoise said "it has got the 3D IC market segment abuzz". Since I specialize in this field, people frequently ask me about pros and cons of 2.5D FPGAs, and want to know if the press attention is justified. Thought I should write a blog-post on the subject today.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- Xilinx revisits the embedded-CPU FPGA
- Xilinx unleashes triad of low-power, 28nm FPGA families with very promising characteristics for memory interfacing
- Altera and Xilinx Eyeing 28nm FPGA Dominance
- Exploring the Xilinx Zynq: software platform, or complex FPGA?
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms