TSMC Wafer Allocation and Design Migration
August 13, 2009
In the name of blogging and increased transparency lets talk about wafer allocation, because it’s coming, believe it. There is already a significant delta between wafer demand and manufacture due to record low inventory levels and the exploding semiconductor demand in China. Both TSMC and UMC posted good July sales numbers: TSMC realized a 17.9% jump from June, UMC a 6.97% jump. In difficult economic times the strong get stronger, as TSMC definitely has, as the 2009 market share data will definitely show.
Related Semiconductor IP
- 0.9V/2.5V I/O Library in TSMC 55nm
- 1.8V/3.3V Multi-Voltage GPIO in TSMC 28nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
Related Blogs
- TSMC OIP: What to Do With 20,000 Wafers Per Day
- Fab allocation back on the agenda
- What's happening on the 450mm wafer front?
- Intel Q2 Financial Secret: "Shhhh...We're on Allocation"
Latest Blogs
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security