TSMC Wafer Allocation and Design Migration
August 13, 2009
In the name of blogging and increased transparency lets talk about wafer allocation, because it’s coming, believe it. There is already a significant delta between wafer demand and manufacture due to record low inventory levels and the exploding semiconductor demand in China. Both TSMC and UMC posted good July sales numbers: TSMC realized a 17.9% jump from June, UMC a 6.97% jump. In difficult economic times the strong get stronger, as TSMC definitely has, as the 2009 market share data will definitely show.
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- TSMC OIP: What to Do With 20,000 Wafers Per Day
- Fab allocation back on the agenda
- What's happening on the 450mm wafer front?
- Intel Q2 Financial Secret: "Shhhh...We're on Allocation"
Latest Blogs
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing