What's happening on the 450mm wafer front?
Speaking at the International Electronic s Forum 2010 early this month, TSMC’s CTO, Jack Sun, said that he believed a move to 450mm wafers is important for cost reduction and that is going to happen; he reckons middle of this decade.
The three biggest capex spenders -TSMC, Samsung and Intel want 450mm. But none have contributed substantial funding – an estimated $25bn - $30bn R&D investment by suppliers. 300mm was funded by the equipment suppliers. The same may not be expected this time as the fact whether the suppliers have recouped their investments is still uncertain. Plus they have their other expensive baggage – transition to new process nodes, TSVs, materials etc.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- How Much Cost Reduction Will 450mm Wafers Provide
- Why do we need 450mm wafers?
- The State of 450mm Wafers. And Intel Gossip
- TSMC Wafer Allocation and Design Migration
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms