Key Takeaways from the TSMC Technology Symposium Part 1
TSMC recently held their annual Technology Symposium in San Jose, a full-day event with a detailed review of their semiconductor process and packaging technology roadmap, and (risk and high-volume manufacturing) production schedules.
This was the 22nd annual symposium, having started in 1995. The prevailing theme of the presentations was: Unleash Your Innovation. As will be discussed, TSMC is significantly expanding the breadth of their technology offering, to "enable customer product innovation" across a wider set of application areas.
As this is the time of the men's national collegiate basketball tournament, this article will highlight the "Elite Eight" highlights of the symposium. Part 2 will discuss the "Final Four", and add a few comments about the advanced technology research that TSMC is conducting.
First, a few business highlights from the TSMC presentations:
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- Key Takeaways from the TSMC Technology Symposium Part 2
- TSMC Technology Symposium: Process Status
- TSMC Technology Symposium 2018
- Top 10 Highlights of the TSMC 2018 Technology Symposium
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA