Key Takeaways from the TSMC Technology Symposium Part 1
TSMC recently held their annual Technology Symposium in San Jose, a full-day event with a detailed review of their semiconductor process and packaging technology roadmap, and (risk and high-volume manufacturing) production schedules.
This was the 22nd annual symposium, having started in 1995. The prevailing theme of the presentations was: Unleash Your Innovation. As will be discussed, TSMC is significantly expanding the breadth of their technology offering, to "enable customer product innovation" across a wider set of application areas.
As this is the time of the men's national collegiate basketball tournament, this article will highlight the "Elite Eight" highlights of the symposium. Part 2 will discuss the "Final Four", and add a few comments about the advanced technology research that TSMC is conducting.
First, a few business highlights from the TSMC presentations:
To read the full article, click here
Related Semiconductor IP
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
- TSMC CLN3FFP HBM4 PHY
Related Blogs
- Key Takeaways from the TSMC Technology Symposium Part 2
- TSMC Technology Symposium: Process Status
- TSMC Technology Symposium 2018
- Top 10 Highlights of the TSMC 2018 Technology Symposium
Latest Blogs
- Cadence Powers AI Infra Summit '25: Memory, Interconnect, and Interface Focus
- Integrating TDD Into the Product Development Lifecycle
- The Hidden Threat in Analog IC Migration: Why Electromigration rules can make or break your next tapeout
- MIPI CCI over I3C: Faster Camera Control for SoC Architects
- aTENNuate: Real-Time Audio Denoising