The History of PCIe: Getting to Version 6
PCIe, or Peripheral Component Interconnect Express which nobody ever says, was an upgrade to the earlier PCI bus. This was developed by Intel and introduced in 1992. It replaced several older, slower buses that had been used in a somewhat ad-hoc fashion in early PCs. It was primarily a 32-bit bus, although the standard allowed for 64-bit. Most importantly, it was a parallel bus. Today, it is only of historical interest and is no longer in active use, so I won't go into any detail.
In 2004, a group of Intel engineers formed the Arapaho working group and started to develop a new standard. Eventually, other companies joined the group. The design went through several names before settling on PCI Express (PCIe). In some ways, it is a successor of PCI, in that it serves a similar function. In other ways, it is a completely different type of design. In particular, it is a serial bus, more like a network-on-a-board than the old-style parallel interface of PCI (and pretty much all other buses of that era).
To read the full article, click here
Related Semiconductor IP
- AXI Bridge with DMA for PCIe IP Core
- PCIe Gen 7 Verification IP
- PCIe Gen 6 Phy
- PCIe Gen 6 controller IP
- PCIe GEN6 PHY IP
Related Blogs
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Driving the Future of High-Speed Computing with PCIe 7.0 Innovation
- Rethinking AI Infrastructure: The Rise of PCIe Switches
- Evolution of AMBA AXI Protocol: An Introduction to the Issue L Update
Latest Blogs
- AI is stress-testing processor architectures and RISC-V fits the moment
- Rambus Announces Industry-Leading Ultra Ethernet Security IP Solutions for AI and HPC
- The Memory Imperative for Next-Generation AI Accelerator SoCs
- Leadership in CAN XL strengthens Bosch’s position in vehicle communication
- Validating UPLI Protocol Across Topologies with Cadence UALink VIP