Synopsys and Arm Collaboration - Accelerating Development and Innovation for Arm-based Automotive Systems
Synopsys and Arm Solutions
The automotive industry is going through a revolution. To adapt to new customer demands such as convenience, safety, autonomy, and electrification, the automotive industry is moving to software-driven vehicles. These require new, more powerful electrical/electronic (E/E) architectures that significantly increase the vehicle software content. These requirements force the industry to move from lengthy development cycles and complex maintenance schedules to a more agile development approach allowing for continuous over-the-air (OTA) updates throughout a vehicle’s lifespan.
A wide variety of automotive- targeted Arm IP is used in microcontrollers and system-on-chips (SoCs) is found in automotive electronics systems. As a leader enabling the automotive supply chain to deploy digital twins of the electronics, Synopsys and Arm have partnered closely for more than two decades to provide optimized solutions to accelerate software development and test for Arm-based designs. In collaboration with Arm, we are expanding our portfolio of solutions to enable automotive developers with the tools to accelerate every stage of the automotive development cycle.
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- Wind River and Arm collaboration accelerates journey to functional safety compliance in centralized vehicle controllers
- How Collaboration Will Accelerate Adoption of Multi-Die Systems
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Industry's First Verification IP for Arm AMBA CHI-G
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA