Why SOI is the Future Technology of Semiconductor
No doubt that FDSOI generate high interest these days and I found a very interesting contribution from Zvi Or-Bach, President and CEO of MonolithIC 3D, Inc. Zvi has accepted to share his wrap-up from IEDM, in a blog for Semiwiki readers. If you remember the long discussion we had in Semiwiki about cost comparison, some comments were posted by people deploring that the source of the cost related data was unique. Thanks to Zvi, we have now multiple sources, from GlobalFoundries to IBS, addressing cost comparison at technology level, wafer level and finally 20nm die cost comparison at 100 mm2 and 200 mm2. This blog is excellent, and very complementary with the paper from IEDM discussed last week in Semiwiki. My comments in purple, the dark text from Zvi Or-Bach, the original blog is posted below (you also can find it here ):
Let’s start with the short answer - because:
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- Why SOI is the Future Technology of Semiconductors
- The Future of Technology: Transforming Industrial IoT with Edge AI and AR
- The Future of Technology: Generative AI in China
- The Future of Technology: Trends in Automotive
Latest Blogs
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing