Why SOI is the Future Technology of Semiconductor
No doubt that FDSOI generate high interest these days and I found a very interesting contribution from Zvi Or-Bach, President and CEO of MonolithIC 3D, Inc. Zvi has accepted to share his wrap-up from IEDM, in a blog for Semiwiki readers. If you remember the long discussion we had in Semiwiki about cost comparison, some comments were posted by people deploring that the source of the cost related data was unique. Thanks to Zvi, we have now multiple sources, from GlobalFoundries to IBS, addressing cost comparison at technology level, wafer level and finally 20nm die cost comparison at 100 mm2 and 200 mm2. This blog is excellent, and very complementary with the paper from IEDM discussed last week in Semiwiki. My comments in purple, the dark text from Zvi Or-Bach, the original blog is posted below (you also can find it here ):
Let’s start with the short answer - because:
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- Why SOI is the Future Technology of Semiconductors
- Semiconductor Technology Nodes - History, Trends and Forecast
- The Future of Mobile Devices and the Semiconductor Landscape!
- SOI Future or Flop?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?