Why SOI is the Future Technology of Semiconductor
No doubt that FDSOI generate high interest these days and I found a very interesting contribution from Zvi Or-Bach, President and CEO of MonolithIC 3D, Inc. Zvi has accepted to share his wrap-up from IEDM, in a blog for Semiwiki readers. If you remember the long discussion we had in Semiwiki about cost comparison, some comments were posted by people deploring that the source of the cost related data was unique. Thanks to Zvi, we have now multiple sources, from GlobalFoundries to IBS, addressing cost comparison at technology level, wafer level and finally 20nm die cost comparison at 100 mm2 and 200 mm2. This blog is excellent, and very complementary with the paper from IEDM discussed last week in Semiwiki. My comments in purple, the dark text from Zvi Or-Bach, the original blog is posted below (you also can find it here ):
Let’s start with the short answer - because:
To read the full article, click here
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
Related Blogs
- Why SOI is the Future Technology of Semiconductors
- The Future of Technology: Transforming Industrial IoT with Edge AI and AR
- The Future of Technology: Generative AI in China
- The Future of Technology: Trends in Automotive
Latest Blogs
- Shaping the Future of Semiconductor Design Through Collaboration: Synopsys Wins Multiple TSMC OIP Partner of the Year Awards
- Pushing the Boundaries of Memory: What’s New with Weebit and AI
- Root of Trust: A Security Essential for Cyber Defense
- Evolution of AMBA AXI Protocol: An Introduction to the Issue L Update
- An Introduction to AMBA CHI Chip-to-Chip (C2C) Protocol