A standard who's time must come - SCE-MI
February 23, 2012
A few days ago Toshio Nakama, CEO of S2C wrote a blog titled “Why SCE-MI has not been Widely Adopted Today?” First of all, hands up if you know what SCE-MI is. Not a lot of hands up. OK, hands up if your company uses emulation or FPGA prototyping. Lot more hands up now. Well, you are probably a user of SCE-MI. It is the standard that defines how hardware assisted platforms talk to software - that a testbench, software simulator or virtual prototype.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related Blogs
- Do we need a new FPGA structure for prototyping?
- Virtual Platforms plus FPGA Prototyping, the Perfect Mix
- FPGA Prototyping of System-on-Chip (SoC) Designs
- FPGA Prototyping: From Homebrew to Integrated Solutions
Latest Blogs
- CAVP-Validated Post-Quantum Cryptography
- The role of AI processor architecture in power consumption efficiency
- Evaluating the Side Channel Security of Post-Quantum Hardware IP
- A Golden Source As The Single Source Of Truth In HSI
- ONFI 5.2: What’s new in Open NAND Flash Interface's latest 5.2 standard