RISC-V's Worldwide Expansion and Andes Technology's Contribution
A Q&A with Andes’ Board of Directors’ Advisor
Charlie Cheng, Managing Director of Polyhedron.
What is Andes Technology and how has it grown in the US market?
Andes Technology is a semiconductor IP company headquartered in Taiwan and focused on RISC-V processors. Since 2015, its US presence has grown to over 30 people, including R&D, business centers, sales, and support. The US business has grown 6-fold since 2018 and as it has been a first mover on machine learning and AI applications that use RISC-V and its vector extension.
How does Andes Technology balance the different priorities between its US business and the rest of the world?
Andes business started in microcontrollers for consumer, automotive, and industrial embedded processing, mostly with Asia customers. But similar business proved to be unavailable or unprofitable. Luckily, the US business found an opening in emerging machine learning acceleration sockets. Andes Technology balances these priorities by focusing on a few, leading-edge US customers that are typically quite large. Andes works with them on roadmaps and technology developments and completing their product. These specialized products then work their way into Andes Technology’s mainstream product lines.
What is the biggest hidden value of Andes Technology?
To read the full article, click here
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
Related Blogs
- Andes Technology: A RISC-V Powerhouse Driving Innovation in CPU IP
- Adding RISC-V CPU Custom Extensions Can Boost Performance, Reduce Power, and Cut Cost in 5G, AI. AR/VR, and IoT applications
- CEO Interview: Frankwell Lin, Chairman and CEO of Andes Technology
- RISC-V Impact on Technology and Innovation
Latest Blogs
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch