How We Developed and Tested a Prototype DDR5 Interface in Silicon Based on a Preliminary Version of the DDR5 Standard
We’re thrilled to have announced our prototype 7nm DDR5 IP silicon based on a preliminary version of the DDR5 standard at this week's TSMC Technology Symposium. This has been a huge amount of work from the DDR teams at Cadence and sets a landmark for the adoption of a new memory standard in the industry.
This has been quite an experience for us, starting in 2017 when we developed the prototype DDR5 PHY and DDR5 Controller IP, basing it on preliminary ballots and discussion on the DDR5 standard which even today has not yet been released. Fortunately, we have a lot of silicon ‘firsts’ and one of the hallmarks of our IP is its adaptability, we were able to put enough flexibility into the design to ensure first-time silicon success
To read the full article, click here
Related Semiconductor IP
- DDR5 PHY - TSMC N5
- DDR5 PHY - TSMC N4P
- DDR5 PHY - TSMC N3P
- DDR5 MRDIMM2 PHY - TSMC N3P
- DDR5 PHY - TSMC N3E
Related Blogs
- DDR5 IP Test Chip Operates with Micron Prototype DRAM at 4400 MT/s
- Interface IP in 2021: $1.3B, 22% growth and $3B in 2026
- The Future of Silicon Innovation in the Chiplet Era
- Designing Chips in the Cloud: Four Key Takeaways from SNUG Silicon Valley 2023
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview