How We Developed and Tested a Prototype DDR5 Interface in Silicon Based on a Preliminary Version of the DDR5 Standard
We’re thrilled to have announced our prototype 7nm DDR5 IP silicon based on a preliminary version of the DDR5 standard at this week's TSMC Technology Symposium. This has been a huge amount of work from the DDR teams at Cadence and sets a landmark for the adoption of a new memory standard in the industry.
This has been quite an experience for us, starting in 2017 when we developed the prototype DDR5 PHY and DDR5 Controller IP, basing it on preliminary ballots and discussion on the DDR5 standard which even today has not yet been released. Fortunately, we have a lot of silicon ‘firsts’ and one of the hallmarks of our IP is its adaptability, we were able to put enough flexibility into the design to ensure first-time silicon success
To read the full article, click here
Related Semiconductor IP
- MRDIMM DDR5 & DDR5/4 PHY & Controller
- DDR5 Serial Presence Detect (SPD) Hub Interface
- DDR5 Controller - Ensures high-speed, efficient operation and compatibility of memory controllers
- Simulation VIP for DDR5 DIMM
- Simulation VIP for DDR5
Related Blogs
- DDR5 IP Test Chip Operates with Micron Prototype DRAM at 4400 MT/s
- The Future of Silicon Innovation in the Chiplet Era
- Designing Chips in the Cloud: Four Key Takeaways from SNUG Silicon Valley 2023
- Interface IP in 2022: 22% YoY growth still data-centric driven
Latest Blogs
- Deep Robotics and Arm Power the Future of Autonomous Mobility
- Explaining CAST’s Flexible IP Licensing
- High Bandwidth Memory (HBM) at the AI Crossroads: Customization or Standardization?
- Relaxation-Aware Programming in ReRAM: Evaluating and Optimizing Write Termination
- Xiaomi’s New Self-Developed Silicon Powered by Arm Marks a 15-year Alliance Milestone