The Future of Silicon Innovation in the Chiplet Era
We are entering a golden age of silicon innovation with disruptive innovation shaping how the foundations of computing will be designed, delivered, and deployed at scale. This is an area of the computing landscape that the TechArena has invested more than a fair share of time with expert discussions on CXL and UCIe, two industry standards that aim to change the face of data center infrastructure as we’ve known it for the past quarter century. This is why I was delighted to catch up with Letizia Giuliano, Alphawave Semi’s vice president of IP and product management, at the MemCon conference in Mountain View, California.
Alphawave Semi has emerged as a leader in high speed connectivity IP and silicon, and while they were focused on their HBM solutions at MemCon, their ambitions are much broader moving into IP blocks that can extend from data center SSD delivery to optics to future chiplet designs for UCIe powered compute. Letizia is a veteran of semiconductor design having worked on the complex and innovative Ponte Vecchio solution at Intel before joining Alphawave Semi, and our conversation was insightfully reflective of a new breed of semi innovator that is focusing on delivering core capabilities really well to fuel optimal package delivery.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- The Evolution of Generative AI up to the Model-Driven Era
- 2023 in Review: AI Takes Center Stage in the Eternal Quest for Innovation
- Windows on Arm is Ready for Prime Time: Native Chrome Caps Momentum for the Future of Laptop Computing
- Navigating the Complexity of Address Translation Verification in PCI Express 6.0
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?