DDR5 IP Test Chip Operates with Micron Prototype DRAM at 4400 MT/s
May 3, 2018
The DDR5 standard has not been finalized by JEDEC, and they are very strict about not allowing anyone to claim DDR5 compatibility until the standard is complete. That is expected sometime this summer. However, getting designs into silicon can't wait until the standard is final before getting started. In principle, anything could change in the standard at any time until it is released, but everyone knows that the basic parameters are not going to change at this late date. Almost exactly two years ago, Mellanox's Gilad Shainer said to me that "interoperability is the only way to prove standards compliance." He was talking about PCIe 4.0, a standard that hadn't been completed when we talked. But the same idea applies to next-generation DRAM.
Related Semiconductor IP
- DDR5 PHY - TSMC N5
- DDR5 PHY - TSMC N4P
- DDR5 PHY - TSMC N3P
- DDR5 MRDIMM2 PHY - TSMC N3P
- DDR5 PHY - TSMC N3E
Related Blogs
- How We Developed and Tested a Prototype DDR5 Interface in Silicon Based on a Preliminary Version of the DDR5 Standard
- Samsung 20nm test chip includes ARM Cortex-M0 processor core. How many will fit on the head of a pin?
- Arm Musca-B1 test chip leads the way to develop secure IoT chip designs faster
- Arm Musca-B1 test chip leads the way to develop secure IoT chip designs faster
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?