PCIe Verification IP Overview
April 8, 2015
In this video, VIP Senior Manager Paul Graykowski of Synopsys gives an overview of the PCI Express Verification IP.
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- Hyper-Bandwidth Multichannel Memory Subsystem
Related Blogs
- Industry's First Verification IP for PCIe 7.0
- Check Again: Cadence Announces Release of the First PCIe 5.0 VIP - With TripleCheck!
- Integration and Verification of PCIe Gen4 Root Complex IP into an Arm-Based Server SoC Application
- 256Gb/s Ready Set Go : PCIe Gen6 Verification IP
Latest Blogs
- UA Link PCS customizations from 800GBASE-R Ethernet PCS Clause 172
- Enabling End-to-End EDA Flow on Arm-Based Compute for Infrastructure Flexibility
- Real PPA improvements from analog IC migration
- Design specification: The cornerstone of an ASIC collaboration
- The importance of ADCs in low-power electrocardiography ASICs