256Gb/s Ready Set Go : PCIe Gen6 Verification IP
March 23, 2020
Synopsys Industry’s First PCIe Gen6 VIP availability gives industry leaders a head start advantage for the verification of PCIe Gen6 based designs and meet time-to-market requirements with predictable quality. As PCIe Gen6 is the most significant and disruptive update to PCIe specification in the last decade, it is critically important and advantageous to start verification early and leverage Synopsys PCIe Gen6 VIP to deal with increased verification complexity as well as ensure backward compatibility with the prior generations through PCIe VIP Source Code Test Suite.
To read the full article, click here
Related Semiconductor IP
- Bluetooth Dual Mode v6.0 Protocol Software Stack and Profiles IP
- SENT/SAE J2716 Transmitter
- SENT/SAE J2716 Receiver
- Crystal Oscillators
- Serial RapidIO IP Core
Related Blogs
- Industry's First Verification IP for PCIe 7.0
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- AMBA LTI Verification IP for Arm System MMU
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
Latest Blogs
- Portable Stimulus: The Next Big Leap In SoC Verification
- Boosting AI Performance with CXL
- How the SiFive HiFive Premier P550 is Accelerating Linux Ecosystem Adoption
- Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy
- Chip Design Industry Reaches an AI Inflection Point