PCI Express: Delivering Needed Bandwidth for Open Compute Project
I recently attended the OCP Summit for the first time and I was impressed by the size of this growing event. The San Jose Convention Center was packed with industry experts – all eager to discuss how to move the Open Compute Project (OPC) forward. I had the opportunity to present on how PCI Express® technology is meeting OCP needs for more and more bandwidth, as well as meet with attending press and analysts to discuss trends in I/O technology, form factors and what’s next for the industry as bandwidth demands continue to explode.
The PCIe 4.0 specification – finalized and published in 2017 – is designed to meet these growing bandwidth demands. PCIe 4.0 architecture delivers 16GT/s with scalable performance up to x16 width, delivering 64GB/s. We’ve seen healthy adoption to date from our members and PCI-SIG is currently working on its PCIe 4.0 Compliance Suite and will publish its Integrator’s List later this year.
So what does this mean for OCP?
To read the full article, click here
Related Semiconductor IP
- PCI Express PHY
- Multi-Channel Flex DMA IP Core for PCI Express
- PCIe - PCI Express Controller
- PCI Express PIPE PHY Transceiver
- Scalable Switch Intel® FPGA IP for PCI Express
Related Blogs
- Doubling Bandwidth in Under Two Years: PCI Express Base Specification Revision 5.0, Version 0.9 is Now Available to Members
- How PCIe 7.0 is Boosting Bandwidth for AI Chips
- PCI Express takes on Apple/Intel Thunderbolt and 16 Gtransfers/sec at PCI SIG while PCIe Gen 3 starts to power up
- According with Cadence, PCI Express gen-3, to be the PCIe solution for the mainstream market as soon as in 2012
Latest Blogs
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing