Doubling Bandwidth in Under Two Years: PCI Express Base Specification Revision 5.0, Version 0.9 is Now Available to Members
Our PCI-SIG® members have been hard at work. In 2017, we delivered PCI Express® 4.0 with its 16 GT/s, while also diving headfirst into PCI Express 5.0 development – first announced at our annual PCI-SIG DevCon in June 2017. With data-hungry applications like artificial intelligence, machine learning, enterprise servers and more, growing in popularity and capabilities, we knew that it was only a matter of time before the market would demand greater bandwidth.
Thanks to the diligence and dedication of our workgroups, I’m pleased to announce that the feature complete PCIe® 5.0, Version 0.9 has now been published to members. This is a great indicator that PCI-SIG will be able to meet its goal of doubling bandwidth—from 16 GT/S to 32 GT/s—in a record less than two years.
To read the full article, click here
Related Semiconductor IP
- PCI Express PHY
- Multi-Channel Flex DMA IP Core for PCI Express
- PCIe - PCI Express Controller
- PCI Express PIPE PHY Transceiver
- Scalable Switch Intel® FPGA IP for PCI Express
Related Blogs
- Complete Interface Solution for PCI Express 5.0 Launched
- NVM Express: pervasion of PCI Express in SSD based storage
- 1, 2, 3, 4, 5... It's Official, PCIe 5.0 is Announced
- Rambus Achieves PCI Express® (PCIe®) 5.0 Compliance for PCIe 5.0 Controller IP and Inspector PCIe 5.0 Interposer with Diagnostic IP
Latest Blogs
- Shaping the Future of Semiconductor Design Through Collaboration: Synopsys Wins Multiple TSMC OIP Partner of the Year Awards
- Pushing the Boundaries of Memory: What’s New with Weebit and AI
- Root of Trust: A Security Essential for Cyber Defense
- Evolution of AMBA AXI Protocol: An Introduction to the Issue L Update
- An Introduction to AMBA CHI Chip-to-Chip (C2C) Protocol