NVMe 2.0 Specifications: Support for Fabrics and Multi-Domain Subsystems
NVMe® over Fabrics (NVMe-oF™) technology defines a common architecture that supports a range of storage applications for NVM Express® block storage protocol over networking fabrics. NVMe-oF technology features are usable in all markets – ranging from client to cloud to enterprise. Continue reading to learn more about how NVM Express is supporting the development of NVMe-oF capabilities.
Restructured for Simplicity and Improved Performance
With the release of the NVMe 2.0 Specifications, the NVMe-oF specification merged into the base specification and the fabric specific transports – the TCP Transport, RDMA Transport and PCI Express® (PCIe®) Transport – were broken out into their own specifications. The individual transport specifications allow NVM Express to isolate and independently adapt transports for evolving memory and fabric transports. The newly restructured NVMe base specification includes fabric commands that are specific to managing fabric devices, like discovery controllers and others.
The NVMe-oF specification was restructured to facilitate adding new capabilities and revisions to the specifications, allowing developers to only reference the parts of the specification relevant to the product they are developing. Developers no longer need to look at other transports when implementing a fabric device for a particular transport, which enables simpler adoption and deployment of NVMe technology.
Related Semiconductor IP
- NVMe expansion
- Xilinx Kintex 7 NVME HOST IP
- Xilinx ZYNQ NVME HOST IP
- Xilinx UltraScale Plus NVME Hhost IP
- Xilinx Ultra Scale NVME Host IP
Related Blogs
- NVMe® 2.0 Specifications: Enabling Efficient Boot Over NVMe Transports
- Expansion of NVMe Support Signals Growth
- Benefit of pruning and clustering a neural network for before deploying on Arm Ethos-U NPU
- Designing Energy-Efficient AI Accelerators for Data Centers and the Intelligent Edge
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?