Moore's on at 28nm
Scaling will keep on using 28/22 nm
Moore's Law is not ending soon, yet it is not going to be the simple brute-force x0.7 dimensional scaling that dominated the industry for the last 5 decades.
In his famous 1965 paper Cramming more components onto integrated circuits, Moore wrote: “The complexity for minimum component costs has increased at a rate of roughly a factor of two per year”. Dimensional scaling below 28nm will only increase the ‘component cost’ as described in 28nm – The Last Node of Moore's Law. While there is still a strong effort behind dimensional scaling to 14, 10 and 7nm – and possibly even beyond, a new scaling effort is emerging attempting to reduce the ‘component costs’ and increase integration by the other factors presented by Moore in his 1975 famous IEDM paper “Progress in digital integrated electronics." In the 1975 paper Moore updated the time scaling rate to every two years and suggested the following factors–see the following figure taken from his paper—helping to drive scaling forward:
- “Die size”—“larger chip area”
- “Dimension”—“higher density” and “finer geometries”
- “Device and circuit cleverness”
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- Moore's Law Has Stopped at 28nm!
- Moore's Law did indeed stop at 28nm
- Moore's Law and 28nm Yield
- Four questions about Moore's Law, 28nm and the future of IP design
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?