Lowering Energy Consumption in Always-on IoT Designs
October 22, 2015
As a lead design engineer on the Tensilica R&D team, Dr. Avinash Lingamneni certainly understands the trials and tribulations of developing always-on applications for the Internet of Things (IoT), wearable, and wireless markets. His team develops Cadence’s Tensilica Fusion DSP. Over the summer, Avinash, who has a Ph.D. in electrical and computer engineering from Rice University, discussed energy-efficient signal processing for IoT applications at the Linley IoT Conference. Afterwards, we sat down to discuss IoT processors, cognitive layering, and Avinash's unique approach to lowering energy consumption in computers. Listen in.
Related Blogs
- Driving Higher Energy Efficiency in Automotive Electronics Designs
- How to Design to the "Always-on" IoT Imperative
- Next-Gen Cadence Tensilica Vision Processor Core Claims Big Performance, Energy Consumption Gains
- Energy Efficient Designs with MIPI
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?