Lowering Energy Consumption in Always-on IoT Designs
October 22, 2015
As a lead design engineer on the Tensilica R&D team, Dr. Avinash Lingamneni certainly understands the trials and tribulations of developing always-on applications for the Internet of Things (IoT), wearable, and wireless markets. His team develops Cadence’s Tensilica Fusion DSP. Over the summer, Avinash, who has a Ph.D. in electrical and computer engineering from Rice University, discussed energy-efficient signal processing for IoT applications at the Linley IoT Conference. Afterwards, we sat down to discuss IoT processors, cognitive layering, and Avinash's unique approach to lowering energy consumption in computers. Listen in.
To read the full article, click here
Related Blogs
- Driving Higher Energy Efficiency in Automotive Electronics Designs
- How to Design to the "Always-on" IoT Imperative
- Next-Gen Cadence Tensilica Vision Processor Core Claims Big Performance, Energy Consumption Gains
- Energy Efficient Designs with MIPI
Latest Blogs
- A Low-Leakage Digital Foundation for SkyWater 90nm SoCs: Introducing Certus’ Standard Cell Library
- FPGAs vs. eFPGAs: Understanding the Key Differences
- UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
- RT-Europa: The Foundation for RISC-V Automotive Real-Time Computing
- Arm Flexible Access broadens its scope to help more companies build silicon faster