Next-Gen Cadence Tensilica Vision Processor Core Claims Big Performance, Energy Consumption Gains
In 2013, Tensilica (subsequently acquired by Cadence) released its second-generation image processing IP core, the IVP, which also supported modest computer vision capabilities (Figure 1). One year later came the IVP-EP, which supported increased data precision flexibility, boosting overall performance in many applications and therefore further expanding the core's vision processing function reach. And in October of this year, Cadence further extended the product line, unveiling its latest Tensilica Vision P5 DSP.
The Vision P5's memory interface represents one of the more notable architecture upgrades compared to its predecessors. While its 1,024-bit bus width is unchanged, its effective bandwidth is significantly increased, according to product line director Dennis Crespo.
Related Semiconductor IP
- Imaging and Computer Vision Processor
- Intelligent Vision Processor
- Image signal processor to advance vision systems for IoT and embedded markets
- ARC EV Processors are fully programmable and configurable IP cores that are optimized for embedded vision applications
Related Blogs
- Synopsys Fields Processor Core for Neural Network Computer Vision Applications
- Tensilica Vision P6 Processor Core Adopts Deep Learning-Focused Enhancements
- The CEVA-XM6 Vision Processor Core Boosts Performance for Embedded Deep Learning Applications
- The Apple iPad's A4 Processor Runs an ARM9 Core (or Maybe a Cortex-A9)
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?