Insights Into the Evolutions and Optimizations of PCIe 6.0
The PCIe protocol (Peripheral Component Interconnect Express) had its first generation in 2003, being a huge breakthrough in the industry by allowing up to 2.5 GT/s per lane in a serial computer expansion bus. The protocol has since evolved many times, always doubling its transfer rate compared to the previous generation and bringing new features and optimizations whenever needed.
The latest release was announced in 2022, in which PCIe 6.0 was introduced with up to 64.0 GT/s speed per lane. As was announced at the PCI-SIG Developers Conference in San Jose, 2023, PCIe 6.0 not only again doubled the speed but also prepared the grounds for many generations to come. The changes were made considering many necessary optimizations to the existing rules, considering the industry usage and experience of 20 years. New concepts and technologies were introduced, such as 1b/1b encoding, PAM4 modulation, and Flit Mode operation.
To read the full article, click here
Related Semiconductor IP
- PCIe 6.0 Retimer Controller with CXL Support
- PCIe 6.0 (Gen6) Premium Controller with AMBA bridge and LTI & MSI Interfaces
- PCIe 6.0 (Gen6) Premium Controller with AMBA bridge
- PCIe 6.0 (Gen6) Premium Controller
- Adds security Interfaces, features to PCIe 6.0 Premium controllers (Gen6)
Related Blogs
- The Future of PCIe Is Optical: Synopsys and OpenLight Present First PCIe 7.0 Data-Rate-Over-Optics Demo
- Introduction of Precoding in PCIe 6.0
- Masking-friendly signatures and the design of Raccoon
- The Age of AI Demands Faster Chip Development: Only Arm and Cadence Deliver
Latest Blogs
- Arm Compute Platform at the Heart of Malaysia’s Silicon Vision
- IEEE 802.1ASdm-2024 Becomes an IEEE Standard – Advancing Time-Sensitive Networking
- Introducing the MIPS Atlas Portfolio for Physical AI
- Real-Time Intelligence for Physical AI at the Edge
- Moving the World with MIPS M8500 Real-Time Compute Solutions