Imec and Synopsys Lower the Barriers to 2nm Technology With New Pathfinding Design Kit
Propelled by the demand for more advanced chips, the European semiconductor industry is making significant strides in funding, infrastructure, and talent initiatives. From the European Chips Act funding workforce development programs to EUROPRACTICE providing reasonably priced resources to academia and industry, equipping an engineering workforce with the necessary technology to develop new integrated circuits (ICs) is critical.
Imec, a world-leading research and innovation center in nanoelectronics and digital markets, is removing obstacles for academia and industry to access the most advanced semiconductor design technologies. Over the years, Synopsys has collaborated with imec on numerous developments, including 3D IC technologies and technology computer-aided design (TCAD), with the goal of transforming the industry.
To enable integrated circuits design platform, imec has been contributing to the chip ecosystem by distributing process design kits (PDKs). PDKs model a fabrication process for the design tools used and enable the design of integrated circuits using a certain technology variation for the foundry processes.
Similar to a set of building blocks, PDKs are helping more academics and designers learn how to create an advanced node chip, positively impacting various industries like consumer electronics, automotive, health care, and artificial intelligence by educating the future workforce in Europe and worldwide.
Related Semiconductor IP
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
- High Speed Ether 2/4/8-Lane 200G/400G/800G PCS
Related Blogs
- New Research Enablement Kit: SoC Design and Prototyping
- What are AI Chips? A Comprehensive Guide to AI Chip Design
- How to Augment SoC Development to Conquer Your Design Hurdles
- Samsung Foundry and Synopsys Accelerate Multi-Die System Design
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?