Imec and Synopsys Lower the Barriers to 2nm Technology With New Pathfinding Design Kit
Propelled by the demand for more advanced chips, the European semiconductor industry is making significant strides in funding, infrastructure, and talent initiatives. From the European Chips Act funding workforce development programs to EUROPRACTICE providing reasonably priced resources to academia and industry, equipping an engineering workforce with the necessary technology to develop new integrated circuits (ICs) is critical.
Imec, a world-leading research and innovation center in nanoelectronics and digital markets, is removing obstacles for academia and industry to access the most advanced semiconductor design technologies. Over the years, Synopsys has collaborated with imec on numerous developments, including 3D IC technologies and technology computer-aided design (TCAD), with the goal of transforming the industry.
To enable integrated circuits design platform, imec has been contributing to the chip ecosystem by distributing process design kits (PDKs). PDKs model a fabrication process for the design tools used and enable the design of integrated circuits using a certain technology variation for the foundry processes.
Similar to a set of building blocks, PDKs are helping more academics and designers learn how to create an advanced node chip, positively impacting various industries like consumer electronics, automotive, health care, and artificial intelligence by educating the future workforce in Europe and worldwide.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related Blogs
- Samsung Foundry and Synopsys Accelerate Multi-Die System Design
- Pioneering Seamless Interoperability on Cloud Across the Semiconductor Design Ecosystem
- Showcasing AI-Driven Analog Design Migration at Samsung SAFE Forum
- Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design
Latest Blogs
- Breaking the Silence: What Is SoundWire‑I3S and Why It Matters
- What It Will Take to Build a Resilient Automotive Compute Ecosystem
- The Blind Spot of Semiconductor IP Sales
- Scalable I/O Virtualization: A Deep Dive into PCIe’s Next Gen Virtualization
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC