Pioneering Seamless Interoperability on Cloud Across the Semiconductor Design Ecosystem
Any business that aims to stand out in a competitive market will apply its own “special sauce” to its offerings. In the semiconductor industry, this phenomenon is also applicable. In the constant quest for differentiated designs delivering optimal power, performance, and area (PPA), chip design teams compete with their peers by utilizing a different set of tools and IP, deployed in a unique manner. As more designers migrate their design and verification workloads to the cloud, they expect to continue using their unique mix of tools, libraries, and process design kits (PDKs) in that environment.
However, system-to-system interoperability has not yet made its way into the narrative when deploying electronic design automation (EDA) workloads on cloud. With more chip design and verification workloads moving to the cloud, it is becoming increasingly urgent to ensure that products from different vendors can be accessed easily and securely from a common environment. To foster a more customer-friendly EDA-in-the-cloud experience, Synopsys is bringing together various semiconductor ecosystem players through the new Synopsys Cloud OpenLink program, the industry’s first multi-vendor-friendly environment of EDA, IP, and foundry providers on the Synopsys Cloud platform.
Enabling seamless interoperability and secure access to a diverse array of chip design and verification assets in the cloud, the Synopsys Cloud OpenLink program lets design teams focus on what they do best: developing better quality chips, faster.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- Semiconductor Design Firms are Embracing the Public Cloud. Here are 5 Reasons Why.
- Reducing design cycle time for semiconductor startups: The path from MVP to commercial viability
- A Fast and Seamless Way to Burst to the Cloud for Peak EDA Workloads
- The Importance of Ecosystem Cooperation for Interoperability
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview