Pioneering Seamless Interoperability on Cloud Across the Semiconductor Design Ecosystem
Any business that aims to stand out in a competitive market will apply its own “special sauce” to its offerings. In the semiconductor industry, this phenomenon is also applicable. In the constant quest for differentiated designs delivering optimal power, performance, and area (PPA), chip design teams compete with their peers by utilizing a different set of tools and IP, deployed in a unique manner. As more designers migrate their design and verification workloads to the cloud, they expect to continue using their unique mix of tools, libraries, and process design kits (PDKs) in that environment.
However, system-to-system interoperability has not yet made its way into the narrative when deploying electronic design automation (EDA) workloads on cloud. With more chip design and verification workloads moving to the cloud, it is becoming increasingly urgent to ensure that products from different vendors can be accessed easily and securely from a common environment. To foster a more customer-friendly EDA-in-the-cloud experience, Synopsys is bringing together various semiconductor ecosystem players through the new Synopsys Cloud OpenLink program, the industry’s first multi-vendor-friendly environment of EDA, IP, and foundry providers on the Synopsys Cloud platform.
Enabling seamless interoperability and secure access to a diverse array of chip design and verification assets in the cloud, the Synopsys Cloud OpenLink program lets design teams focus on what they do best: developing better quality chips, faster.
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related Blogs
- Semiconductor Design Firms are Embracing the Public Cloud. Here are 5 Reasons Why.
- World IP Day: A Time to Reflect on the Value of Semiconductor IP
- Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy
- Clouds Roll Through Electronic Design Ecosystem
Latest Blogs
- lowRISC Tackles Post-Quantum Cryptography Challenges through Research Collaborations
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- Programmable Hardware Delivers 10,000X Improvement in Verification Speed over Software for Forward Error Correction
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- Introducing Mi-V RV32 v4.0 Soft Processor: Enhanced RISC-V Power