Why we've levelled up on RISC-V
There’s no question that disruption is coming to the CPU industry. RISC-V is here to provide an open-source alternative to proprietary CPU instruction set architectures, providing the industry with a wider choice of chip designs with greater potential design flexibility. It’s not all hype either. Established players are putting their support behind the ISA, helping to drive greater momentum to the ecosystem. For example, Google has announced that it will now support RISC-V as a Tier 1 platform for its Android operating system.
Imagination announced its entry into the RISC-V space in December 2021 with Catapult, a RISC-V CPU product line designed from the ground up for next-generation compute needs. The first fruits of this appeared in June 2022 when we announced at Embedded World the availability of IMG RTXM-2200 CPU, a scalable, real-time, 32-bit embedded design for markets such as storage/SSD controllers, security enclave, network processors and SoC helper cores.
However, we aren’t seeking to merely take advantage of the RISC-V space–we wish to not only grow but to drive that ecosystem to make it successful for all. To that end, we are excited to upgrade to Premier Membership level on the RISC-V International and join the Board of Directors as well as the Technical Steering Committee. What that means is that we’re not just going to take advantage of the RISC-V ecosystem, but to contribute our knowledge and experience, to grow the space for everybody.
To read the full article, click here
Related Semiconductor IP
- MIPI I3C Master RISC-V based subsystem
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
Related Blogs
- Why we're the GPU of choice for RISC-V
- MIPS, ARM, ARC, Imagination, Ceva
- Should ARM care about MIPS acquisition by Imagination Technologies?
- Andes, ARM, Imagination, MIPS
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA