How to reduce the risk when making the shift to RISC-V
November 17, 2022
In conversation with Vijay Krishnan, Intel Corporation, and Rupert Baines, CMO at Codasip
With the Intel® Pathfinder for RISC-V* program, Intel launched a development environment that enables companies of all sizes to start their RISC-V journey. Codasip makes its L31 RISC-V embedded core available to the embedded community through the program.
We asked Vijay Krishnan, Intel Corporation, and Rupert Baines, CMO at Codasip, to tell us more about this.
Vijay, what is the risk when making the shift to RISC-V?
To read the full article, click here
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
Related Blogs
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- The Shift-Left Approach to Software Development
- How to Design a RISC-V Space Microprocessor
- DeepSeek’s aftermath: Lessons to learn as the dust settles
Latest Blogs
- Design specification: The cornerstone of an ASIC collaboration
- The importance of ADCs in low-power electrocardiography ASICs
- VESA Adaptive-Sync V2 Operation in DisplayPort VIP
- Design, Verification, and Software Development Decisions Require a Single Source of Truth
- CAVP-Validated Post-Quantum Cryptography