Experts At The Table: How To Improve IP Quality
October 14, 2013
Last of three parts: Taking on risk; the definition of reuse; customer sophistication; what’s next.
Semiconductor Engineering sat down to discuss the best ways to improve the quality of design IP with Piyush Sancheti, vice president of product marketing at Atrenta; Chris Rowen, Cadence Fellow and former CTO at Tensilica; Gene Matter, senior applications manager at Docea Power; Warren Savage, president and CEO of IPextreme; and Dan Kochpatcharin, deputy director of IP portfolio marketing at TSMC. What follows are excerpts of that conversation.
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related Blogs
- From All-in-One IP to Cervell™: How Semidynamics Reimagined AI Compute with RISC-V
- Experts At The Table: How To Improve IP Quality
- Measuring the complexity of processor bugs to improve testbench quality
- How to Augment SoC Development to Conquer Your Design Hurdles