How Chip Design Was Revolutionized by AI-Enhanced Game Play
The Untold Story of How Google’s AlphaGo Inspired Synopsys Engineers to Transform Electronic Design Automation with Deep Reinforcement Learning
When Google’s AlphaGo triumphed over Go master Lee Sedol in 2016, Synopsys engineers Joe Walston, Stelios Diamantidis, and Thomas Andersen saw an opportunity to revolutionize the semiconductor industry. Inspired by AlphaGo’s use of reinforcement learning (RL), they began to work out how RL could also optimize and accelerate electronic design automation (EDA) techniques for silicon chips. Their idea was to use artificial intelligence (AI) and advanced machine learning (ML) models to take current design practices to a whole new level. And that’s exactly what they did.
Seven years later, Sassine Ghazi, president and chief operating officer at Synopsys, spoke at the Synopsys Users Group (SNUG) Silicon Valley 2023 conference championing what Walston, Diamantidis, and Anderson did as groundbreaking, noting how the now historic AlphaGo-Sedol match had become a “watershed” moment for the semiconductor history.
Ghazi was speaking as Synopsys launched the industry’s first full-suite of AI-enhanced design technology: Synopsys.ai. It’s a reinforcement learning-enhanced technology stack that has already given rise to 160 chip designs, and in doing so is stretching the limits of silicon chip and design team performance.
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- Different By Design: Customized Processors Help Build Chip Differentiation
- How AI Will Change Chip Design
- How To Be A Chip CEO By Pasquale Pistorio
- Weakness In Consumer Chip Markets
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA