Verification Panel: It's More Than the Hardware
September 2, 2013
In the first part of this panel discussion on verifcation, the experts talked about the state of verification technology and the progress that has been made. It concluded by bringing up the subject of software verification. Taking part in this discussion are: Gary Smith, chief analyst with Gary Smith EDA; Paul Martin, senior manager for debug, trace and performance modeling at ARM; Rajeev Ranjan, CTO with Jasper Design Automation; Harry Foster, chief verification scientist at Mentor Graphics; and Varesh Paruthi, senior technical staff member at IBM.
To read the full article, click here
Related Semiconductor IP
- Cryptographic Cores IP
- DVB-S2X Wideband LDPC/ BCH Encoder
- Audio Sample Rate Converter
- 1-56Gbps Serdes - 7nm (Multi-reference Clock)
- 1-56Gbps Serdes - 7nm (Ultra Low Latency)
Related Blogs
- Software-Driven Hardware Verification
- Execute Your Hardware Verification Campaign in the Cloud - a Verification Engineer's Perspective
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Software is from Mars, hardware is from Pluto
Latest Blogs
- Connected AI is More Than the Sum of its Parts
- eTopus attended TSMC 2025 Symposium and showcased high-speed interface IP solutions
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training