How Google and Arm Collaborate on the Next Wave of Cloud Infrastructure
The introduction of the Arm Neoverse family of CPUs opened the door for our partners to deliver the diverse set of high-performance, secure, and scalable solutions required for modern cloud infrastructure. Since then, the Arm ecosystem has grown to include all major cloud providers across the globe.
Simultaneously, the Arm global software ecosystem has been expanding to include a wide range of applications and workloads. Hundreds of popular open source-based projects hosted by Cloud Native Computing Foundation and Open Infra Foundation, as well as majority of independent software vendors (ISVs) have embraced Arm Neoverse-based platforms with tier 1 support. Linux operating system vendors such as Red Hat and SUSE, cloud native ISVs, such as Cloud Bees and New Relic, and traditional enterprise software industry luminaries, such as Oracle and SAP, to name a few, have committed to support 64-bit Arm systems on their long-term product roadmaps.
To read the full article, click here
Related Semiconductor IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
Related Blogs
- Cloud infrastructure for continuous integration tests
- Improve Apache httpd Performance up to 40% by deploying on Alibaba Cloud Yitian 710 instances
- Building Sustainable 5G Network Infrastructure at Scale
- How Standards Are Unleashing the Power of DPUs for Cloud Computing
Latest Blogs
- Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum
- Accelerating Development Cycles and Scalable, High-Performance On-Device AI with New Arm Lumex CSS Platform
- Desktop-Quality Ray-Traced Gaming and Intelligent AI Performance on Mobile with New Arm Mali G1-Ultra GPU
- Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet
- Arm and Synopsys: Delivering an Integrated, Nine-Stage “Silicon-to-System” Chip Design Flow