How Google and Arm Collaborate on the Next Wave of Cloud Infrastructure
The introduction of the Arm Neoverse family of CPUs opened the door for our partners to deliver the diverse set of high-performance, secure, and scalable solutions required for modern cloud infrastructure. Since then, the Arm ecosystem has grown to include all major cloud providers across the globe.
Simultaneously, the Arm global software ecosystem has been expanding to include a wide range of applications and workloads. Hundreds of popular open source-based projects hosted by Cloud Native Computing Foundation and Open Infra Foundation, as well as majority of independent software vendors (ISVs) have embraced Arm Neoverse-based platforms with tier 1 support. Linux operating system vendors such as Red Hat and SUSE, cloud native ISVs, such as Cloud Bees and New Relic, and traditional enterprise software industry luminaries, such as Oracle and SAP, to name a few, have committed to support 64-bit Arm systems on their long-term product roadmaps.
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related Blogs
- Cloud infrastructure for continuous integration tests
- Improve Apache httpd Performance up to 40% by deploying on Alibaba Cloud Yitian 710 instances
- Building Sustainable 5G Network Infrastructure at Scale
- How Standards Are Unleashing the Power of DPUs for Cloud Computing
Latest Blogs
- lowRISC Tackles Post-Quantum Cryptography Challenges through Research Collaborations
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- Programmable Hardware Delivers 10,000X Improvement in Verification Speed over Software for Forward Error Correction
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- Introducing Mi-V RV32 v4.0 Soft Processor: Enhanced RISC-V Power